## Boosted audio system with adaptive sound maximizer and speaker protection

- Intelligent DC-to-DC converter maximizes audio headroom from any supply level and limits current consumption at low battery voltages
- Compatible with standard Acoustic Echo Cancellers (AECs)
- · High efficiency and low power dissipation
- Wide supply voltage range (fully operational from 2.8 V to 5.5 V)
- TDM audio interface configurable from 2 slots (I<sup>2</sup>S) up to 16 slots
- I<sup>2</sup>C-bus control interface (400 kHz)
- Dedicated speech mode with speech activity detector
- Speaker current and voltage monitoring (via the TDM-bus) for Acoustic Echo Cancellation (AEC) at the host
- · Fully short-circuit proof across the load and to the supply lines
- Sample frequencies from 8 kHz up to 48 kHz supported
- Option to route TDM input direct to TDM output to allow a second TDM input slave device to be used in combination with the TFA9896
- Volume control
- · Low RF susceptibility
- · Input clock jitter insensitive interface
- Thermally protected
- · Low 'pop noise' at all mode transitions

# 3 Applications

- · Mobile phones
- Tablets
- · Portable gaming devices
- Portable Navigation Devices (PND)
- Notebooks/Netbooks
- · MP3 players and portable media players

## Boosted audio system with adaptive sound maximizer and speaker protection

## 4 Quick reference data

Table 1. Quick reference data

Symbol Parameter Conditions		Conditions	Min	Тур	Max	Unit
V <sub>BAT</sub>	battery supply voltage	on pin V <sub>BAT</sub>	2.8	-	5.5	V
$V_{\mathrm{DDD}}$	digital supply voltage	on pin V <sub>DDD</sub>	1.65	1.8	1.95	V
$V_{\mathrm{DD(IO)}}$	input/output supply voltage	on pin $V_{DD(IO)}$	1.65	1.8	1.95	V
I <sub>BAT</sub> battery supply current		on pin V <sub>BAT</sub> and in the DC-to-DC converter coil; Operating modes with load; DC-to-DC converter in Adaptive boost mode (no output signal)	-	1.75	-	mA
		on pin $V_{\text{BAT}}$ and in the DC-to-DC converter coil; Power-down mode	-	-	1	μΑ
DDD	digital supply current	on pin V <sub>DDD</sub> ; Operating modes; SpeakerBoost protection activated	-	17	-	mA
		on pin $V_{DDD}$ ; Operating modes; CoolFlux DSP bypassed	-	6	-	mA
		on pin $V_{DDD}$ ; Power-down mode; BCK = FS = DIO = GAINIO = 0 V	-	10	-	μΑ
DD(IO)	input/output supply current	on pin $V_{DD(IO)}$ ; Operating modes; SpeakerBoost protection activated; I <sup>2</sup> S configured TDM	-	100	-	μΑ
P <sub>o(RMS)</sub>	RMS output power	$R_L = 8 \Omega$		2.1	-	W
$R_L$	load resistance	of speaker	3.2	8	-	Ω

# 5 Ordering information


**Table 2. Ordering information** 

Type number	Package				
	Name	Description	Version		
TFA9896UK	WLCSP30	wafer level chip-size package; 30 bumps; 2.06 × 2.72 × 0.50 mm	SOT1443-3		
TFA9896BUK <sup>[1]</sup>					

[1] TFA9896BUK with backside coating


## Boosted audio system with adaptive sound maximizer and speaker protection

# 6 Block diagram



# 7 Pinning information

## 7.1 Pinning



TFA9896

All information provided in this document is subject to legal disclaimers.

## Boosted audio system with adaptive sound maximizer and speaker protection

# 7.2 Pin description

### **Table 3. Pinning**

SCL         A1         I         I²C-bus clock input           SDA         A2         I/O         I²C-bus data input/output           BCK         A3         I         digital audio bit clock           FS         A4         I         word select or frame sync           GAINIO         A5         I/O         digital audio I/O; also used as gain sync for stereo           VDD(IO)         B1         P         digital I/O supply           ADS1         B2         I         address select 1           GNDD         B3         P         digital ground           INT         B4         O         interrupt output configurable as push pull or open drain output           DIO         B5         I/O         digital ground           INT         B4         O         interrupt output configurable as push pull or open drain output           DIO         B5         I/O         digital ground           NDD         C1         P         digital core supply voltage           ADS2         C2         I         address select 2           GNDD         C3         P         digital ground           TEST3         C4         I         test signal input 3; for test purposes only, connect to PCB ground	Symbol	Pin	Туре	Description	
BCK A3 I digital audio bit clock FS A4 I word select or frame sync GAINIO A5 I/O digital audio I/O; also used as gain sync for stereo  VDD(I(O) B1 P digital I/O supply  ADS1 B2 I address select 1  GNDD B3 P digital ground  INT B4 O interrupt output configurable as push pull or open drain output  DIO B5 I/O digital audio IO also used as I²S input  VDDD C1 P digital core supply voltage  ADS2 C2 I address select 2  GNDD C3 P digital ground  TEST3 C4 I reset input  TEST1 D1 I test signal input 3; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  WBAT D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  VDDP F4 P class-D power supply	SCL	A1	ı	I <sup>2</sup> C-bus clock input	
FS A4 I word select or frame sync  GAINIO A5 I/O digital audio I/O; also used as gain sync for stereo  VDD(IO) B1 P digital I/O supply  ADS1 B2 I address select 1  GNDD B3 P digital ground  INT B4 O interrupt output configurable as push pull or open drain output  DIO B5 I/O digital audio IO also used as I <sup>2</sup> S input  VDDD C1 P digital core supply voltage  ADS2 C2 I address select 2  GNDD C3 P digital ground  TEST3 C4 I test signal input 3; for test purposes only, connect to PCB ground  RST C5 I reset input  TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D4 P digital ground  VBAT D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E4 P class-D power ground  GNDD E5 P digital ground  VDD+ DC-to-DC booster input  FST P2 P DC-to-DC booster output  GNDD F4 P Class-D power supply	SDA	A2	I/O	I <sup>2</sup> C-bus data input/output	
GAINIO A5 I/O digital audio I/O; also used as gain sync for stereo  VDD(IO) B1 P digital I/O supply  ADS1 B2 I address select 1  GNDD B3 P digital ground  INT B4 O interrupt output configurable as push pull or open drain output  DIO B5 I/O digital audio I/O also used as I <sup>2</sup> S input  VDDD C1 P digital core supply voltage  ADS2 C2 I address select 2  GNDD C3 P digital ground  TEST3 C4 I test signal input 3; for test purposes only, connect to PCB ground  TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST1 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  GNDD D4 P digital ground  GNDD D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E4 P class-D power ground  GNDD E5 P digital ground  GNDD E5 P digital ground  GNDD F7 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  VDDP F4 P class-D power supply	BCK	A3	I	digital audio bit clock	
VDD(IO)         B1         P         digital I/O supply           ADS1         B2         I         address select 1           GNDD         B3         P         digital ground           INT         B4         O         interrupt output configurable as push pull or open drain output           DIO         B5         I/O         digital audio IO also used as I²S input           VDDD         C1         P         digital core supply voltage           ADS2         C2         I         address select 2           GNDD         C3         P         digital ground           TEST3         C4         I         test signal input 3; for test purposes only, connect to PCB ground           RST         C5         I         reset input           TEST1         D1         I         test signal input 1; for test purposes only, connect to PCB ground           GNDD         D3         P         digital ground           GNDD         D3         P         digital ground           GNDD         D4         P         digital ground           VBAT         D5         I         battery supply sense input           GNDB         E1         P         DC-to-DC booster ground           GNDD	FS	A4	I	word select or frame sync	
ADS1 B2 I address select 1  GNDD B3 P digital ground  INT B4 O interrupt output configurable as push pull or open drain output  DIO B5 I/O digital audio IO also used as I²S input  VDDD C1 P digital core supply voltage  ADS2 C2 I address select 2  GNDD C3 P digital ground  TEST3 C4 I test signal input 3; for test purposes only, connect to PCB ground  RST C5 I reset input  TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  GNDD D4 P digital ground  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E4 P class-D power ground  GNDD E5 P digital ground  GNDD E5 P digital ground  GNDD F6 P C-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  VDDP F4 P class-D power supply	GAINIO	A5	I/O	digital audio I/O; also used as gain sync for stereo	
GNDD B3 P digital ground  INT B4 O interrupt output configurable as push pull or open drain output  DIO B5 I/O digital audio IO also used as I²S input  Vodo C1 P digital core supply voltage  ADS2 C2 I address select 2  GNDD C3 P digital ground  TEST3 C4 I test signal input 3; for test purposes only, connect to PCB ground  RST C5 I reset input  TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E4 P class-D power ground  GNDD E5 P digital ground  GNDD F6 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  VDDP F4 P class-D power supply	$V_{DD(IO)}$	B1	Р	digital I/O supply	
INT B4 O interrupt output configurable as push pull or open drain output DIO B5 I/O digital audio IO also used as I <sup>2</sup> S input  V <sub>DDD</sub> C1 P digital core supply voltage  ADS2 C2 I address select 2  GNDD C3 P digital ground  TEST3 C4 I test signal input 3; for test purposes only, connect to PCB ground  RST C5 I reset input  TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  GNDD D4 P digital ground  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E4 P class-D power ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  V <sub>DDP</sub> F4 P class-D power supply	ADS1	B2	I	address select 1	
DIO B5 I/O digital audio IO also used as I <sup>2</sup> S input  V <sub>DDD</sub> C1 P digital core supply voltage  ADS2 C2 I address select 2  GNDD C3 P digital ground  TEST3 C4 I test signal input 3; for test purposes only, connect to PCB ground  RST C5 I reset input  TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  V <sub>BAT</sub> D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E4 P class-D power ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  V <sub>DDP</sub> F4 P class-D power supply	GNDD	В3	Р	digital ground	
VDDD       C1       P       digital core supply voltage         ADS2       C2       I       address select 2         GNDD       C3       P       digital ground         TEST3       C4       I       test signal input 3; for test purposes only, connect to PCB ground         RST       C5       I       reset input         TEST1       D1       I       test signal input 1; for test purposes only, connect to PCB ground         GNDD       D2       I       test signal input 2; for test purposes only, connect to PCB ground         GNDD       D3       P       digital ground         GNDD       D4       P       digital ground         GNDB       E1       P       DC-to-DC booster ground         GNDB       E2       P       DC-to-DC booster ground         GNDD       E3       P       digital ground         GNDP       E4       P       class-D power ground         GNDD       E5       P       digital ground         INB       F1       P       DC-to-DC booster input         BST       F2       P       DC-to-DC booster output         OUTA       F3       O       non-inverting output         VDDP       F4	INT	B4	0	interrupt output configurable as push pull or open drain output	
ADS2 C2 I address select 2 GNDD C3 P digital ground  TEST3 C4 I test signal input 3; for test purposes only, connect to PCB ground  RST C5 I reset input  TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  GNDD D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E4 P class-D power ground  GNDD E5 P digital ground  GNDD F5 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  V_DDP F4 P class-D power supply	DIO	B5	I/O	digital audio IO also used as I <sup>2</sup> S input	
GNDD C3 P digital ground  TEST3 C4 I reset input  TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  GNDD D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E4 P class-D power ground  GNDD F5 P digital ground	$V_{DDD}$	C1	Р	digital core supply voltage	
TEST3 C4 I test signal input 3; for test purposes only, connect to PCB ground  RST C5 I reset input  TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  V <sub>BAT</sub> D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E4 P class-D power ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  V <sub>DDP</sub> F4 P class-D power supply	ADS2	C2	I	address select 2	
RST C5 I reset input  TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  VBAT D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDD E4 P class-D power ground  GNDD F5 P DC-to-DC booster input  BST F2 P DC-to-DC booster input  OUTA F3 O non-inverting output  Vasa-D power supply	GNDD	СЗ	Р	digital ground	
TEST1 D1 I test signal input 1; for test purposes only, connect to PCB ground  TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  V <sub>BAT</sub> D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDP E4 P class-D power ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  V <sub>DDP</sub> F4 P class-D power supply	TEST3	C4	I		
TEST2 D2 I test signal input 2; for test purposes only, connect to PCB ground  GNDD D3 P digital ground  GNDD D4 P digital ground  V <sub>BAT</sub> D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDP E4 P class-D power ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  V <sub>DDP</sub> F4 P class-D power supply	RST	C5	I	reset input	
GNDD D3 P digital ground  GNDD D4 P digital ground  V <sub>BAT</sub> D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDP E4 P class-D power ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  V <sub>DDP</sub> F4 P class-D power supply	TEST1	D1	I		
GNDD D4 P digital ground  V <sub>BAT</sub> D5 I battery supply sense input  GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDP E4 P class-D power ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  V <sub>DDP</sub> F4 P class-D power supply	TEST2	D2	I		
V <sub>BAT</sub> D5 I battery supply sense input GNDB E1 P DC-to-DC booster ground GNDB E2 P DC-to-DC booster ground GNDD E3 P digital ground GNDP E4 P class-D power ground GNDD E5 P digital ground INB F1 P DC-to-DC booster input BST F2 P DC-to-DC booster output OUTA F3 O non-inverting output V <sub>DDP</sub> F4 P class-D power supply	GNDD	D3	Р	digital ground	
GNDB E1 P DC-to-DC booster ground  GNDB E2 P DC-to-DC booster ground  GNDD E3 P digital ground  GNDP E4 P class-D power ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  VDDP F4 P class-D power supply	GNDD	D4	Р	digital ground	
GNDB E2 P DC-to-DC booster ground GNDD E3 P digital ground GNDP E4 P class-D power ground GNDD E5 P digital ground INB F1 P DC-to-DC booster input BST F2 P DC-to-DC booster output OUTA F3 O non-inverting output VDDP F4 P class-D power supply	$V_{BAT}$	D5	I	battery supply sense input	
GNDD E3 P digital ground  GNDP E4 P class-D power ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  VDDP F4 P class-D power supply	GNDB	E1	Р	DC-to-DC booster ground	
GNDP E4 P class-D power ground  GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  VDDP F4 P class-D power supply	GNDB	E2	Р	DC-to-DC booster ground	
GNDD E5 P digital ground  INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  VDDP F4 P class-D power supply	GNDD	E3	Р	digital ground	
INB F1 P DC-to-DC booster input  BST F2 P DC-to-DC booster output  OUTA F3 O non-inverting output  V <sub>DDP</sub> F4 P class-D power supply	GNDP	E4	Р	class-D power ground	
BST F2 P DC-to-DC booster output OUTA F3 O non-inverting output VDDP F4 P class-D power supply	GNDD	E5	Р	digital ground	
OUTA F3 O non-inverting output  V <sub>DDP</sub> F4 P class-D power supply	INB	F1	Р	DC-to-DC booster input	
V <sub>DDP</sub> F4 P class-D power supply	BST	F2	Р	DC-to-DC booster output	
	OUTA	F3	0	non-inverting output	
	$V_{DDP}$	F4	Р	class-D power supply	
OUTB F5 O inverting output	OUTB	F5	0	inverting output	

Boosted audio system with adaptive sound maximizer and speaker protection

## 8 Functional description

The TFA9896 is a highly efficient mono Bridge Tied Load (BTL) class-D audio amplifier with a sophisticated SpeakerBoost protection algorithm. <u>Figure 1</u> is a block diagram of the TFA9896.

The device contains two TDM input/output channels. The number of slots and number of bits per slot can be configured for each TDM channel and the channel can be configured as input or output. Typically, one TDM channel is configured as a standard I2S input while the other TDM channel is used for stereo sync, where gain information is transferred between the devices.

It is also possible to output current sense and voltage sense information on the TDM interface, which can be processed by the audio host.

The SpeakerBoost protection algorithm, running on a CoolFlux Digital Signal Processor (DSP) core, maximizes the acoustical output of the speaker while limiting membrane excursion and voice coil temperature to a safe level. The mechanical protection implemented guarantees that speaker membrane excursion never exceeds its rated limit, to an accuracy of 10 %. Thermal protection guarantees that the voice coil temperature never exceeds its rated limit, to an accuracy of ±10 °C. Furthermore, advanced signal processing ensures the audio quality remains acceptable at all times.

The protection algorithm implements an adaptive loudspeaker model that is used to predict the extent of membrane excursion. The model is continuously updated to ensure that the protection scheme remains effective even when speaker parameter values change or the acoustic enclosure is modified.

The SpeakerBoost protection algorithm boosts the output sound pressure level within given mechanical, thermal and quality limits. An optional Bandwidth extension mode extends the low frequency response up to a predefined limit before maximizing the output level. This mode is suitable for listening to high quality music in quiet environments.

The frequency response of the TFA9896 can be modified via ten fully programmable cascaded second-order biquad filters. The first two biquads are processed with 48-bit double precision; biquads 3 to 8 are processed with 24-bit single precision.

A battery supply safeguard mechanism can be configured to reduce the gain at low battery voltage levels to limit battery current.

The output volume can be controlled by the SpeakerBoost protection algorithm or by the host application (external). In the latter case, the boost features of the SpeakerBoost protection algorithm must be disabled to avoid neutralizing external volume control.

The SpeakerBoost protection algorithm output is converted into two pulse width modulated (PWM) signals which are then injected into the class-D audio amplifier. The 3-level PWM scheme supports filterless speaker drive.

The adaptive DC-to-DC converter boosts the battery supply voltage in line with the output of the SpeakerBoost protection algorithm. It switches to Follower mode ( $V_{BST} = V_{BAT}$ ; no boost) when the audio output voltage is lower than the battery voltage.

### Boosted audio system with adaptive sound maximizer and speaker protection

#### 8.1 Protection mechanisms

The following protection circuits are included in the TFA9896:

- OverTemperature Protection (OTP)
- OverVoltage Protection (OVP)
- UnderVoltage Protection (UVP)
- OverCurrent Protection (OCP)

The reaction of the device to fault conditions differs depending on the protection circuit involved. The status of these protection circuits can be monitored via the relevant status bits in the System status register, which can be configured to generate interrupts.

### 8.1.1 OverTemperature Protection (OTP)

OTP prevents heat damage to the TFA9896. It is triggered when the junction temperature exceeds  $T_{act(th\_prot)}$ . The output stages are set floating. OTP is cleared automatically via an internal timer (approximately 200 ms), after which the output stages start to operate normally again. The overtemperature status can be monitored via the  $I^2$ C-bus.

### 8.1.2 Supply voltage protection (UVP and OVP)

If  $V_{BAT}$  drops below the undervoltage protection threshold,  $V_{P(uvp)}$ , UVP is activated, setting the outputs floating. The system is restarted approximately 200 ms after the supply voltage rises above  $V_{P(uvp)}$  again.

If the power supply voltage ( $V_{DDP}$ ) rises above the overvoltage protection threshold,  $V_{P(ovp)}$ , OVP is activated, setting the booster to Follower mode. The power stages are re-enabled as soon as the supply voltage drops below  $V_{P(ovp)}$  again. The system will be restarted after approximately 200 ms. The undervoltage and overvoltage status can be monitored via the  $I^2C$ -bus.

### 8.1.3 OverCurrent Protection (OCP)

OCP detects a short circuit across the load or between one of the amplifier outputs and one of the supply lines. If the output current exceeds the overcurrent protection threshold  $(I_{O(ocp)})$ , it is limited to  $I_{O(ocp)}$  while the amplifier outputs are switching (the amplifier is not powered down completely). The amplifier can distinguish between an impedance drop at the loudspeaker and a low-ohmic short circuit across the load or to one of the supply lines. The impedance threshold depends on which supply voltage is being used:

- In the event of a short circuit across the load or a short to one of the supply lines, the
  audio amplifier is switched off completely. It will try to restart again after approximately
  200 ms at a sample rate, f<sub>s</sub>, of 48 kHz. If the short-circuit condition is still present after
  this time, this cycle will be repeated. Average dissipation is low because of the short
  duty cycle.
- The same protection mechanism is activated in the event of an impedance drop (e.g. due to dynamic behavior of the loudspeaker). The maximum output current is again limited to I<sub>O(ocp)</sub>, but the amplifier does not switch off completely (preventing audio holes from occurring). The result is a clipped output signal without artifacts.

## Boosted audio system with adaptive sound maximizer and speaker protection

# 9 Limiting values

### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>x</sub>	voltage on pin x	pin INB	-0.3	+7.3	V
		pins GAINIO, DIO, BCK, FS, INT, SCL, SDA, ADS1, ADS2 and RST	-0.3	+1.95	V
$V_{BAT}$	battery supply voltage	on pin VBAT	-0.3	+6	V
$V_{DDP}$	power supply voltage	on pin V <sub>DDP</sub>	-0.3	+7.3	V
$V_{DDD}$	digital supply voltage	on pin V <sub>DDD</sub>	-0.3	+1.95	V
$V_{DD(IO)}$	input/output supply voltage	on pin V <sub>DD(IO)</sub>	-0.3	+1.95	V
Tj	junction temperature		-	+150	°C
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
V <sub>ESD</sub>	electrostatic discharge voltage	according to Human Body Model (HBM)	-2	+2	kV
		according to Charge Device Model (CDM)	-500	+500	V

## 10 Thermal characteristics

### **Table 5. Thermal characteristics**

Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	4-layer application board positioned vertically in free air; dimensions: 30 × 19 × 1.6 mm; natural convection; copper coverage one each layer > 95 %; copper thickness outer/ inner layer 35 $\mu m$	60	K/W

Boosted audio system with adaptive sound maximizer and speaker protection

## 11 Characteristics

### 11.1 DC characteristics

#### **Table 6. DC characteristics**

All parameters are guaranteed for  $V_{BAT}$  = 3.6 V;  $V_{DDD}$  = 1.8 V;  $V_{DDP}$  =  $V_{BST}$  = 6.1 V;  $L_{BST}$  = 1  $\mu H^{[1]}$ ;  $R_L$  = 8  $\Omega^{[1]}$ ;  $L_L$  = 44  $\mu H^{[1]}$ ;  $f_i$  = 1 kHz;  $f_s$  = 48 kHz;  $T_{amb}$  = 25 °C; default settings, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{BAT}$	battery supply voltage	on pin V <sub>BAT</sub>	2.8	-	5.5	V
$V_{DDP}$	power supply voltage	on pin V <sub>DDP</sub>	2.8	-	6.2	V
$V_{DDD}$	digital supply voltage	on pin V <sub>DDD</sub>	1.65	1.8	1.95	V
$V_{DD(IO)}$	input/output supply voltage	on pin V <sub>DD(IO)</sub>	1.65	1.8	1.95	V
I <sub>BAT</sub>	battery supply current	on pin V <sub>BAT</sub> and in the DC-to-DC converter coil; Operating modes with load; DC-to-DC converter in Adaptive boost mode (no output signal)	-	1.75	-	mA
		on pin V <sub>BAT</sub> and in the DC-to-DC converter coil; Power-down mode	-	-	1	μΑ
I <sub>DDD</sub>	digital supply current	on pin V <sub>DDD</sub> ; Operating modes; SpeakerBoost Protection activated	-	17	-	mA
		on pin V <sub>DDD</sub> ; Operating modes; CoolFlux DSP bypassed	-	6	-	mA
		on pin $V_{DDD}$ ; Power-down mode; BCK = FS = DIO = GAINIO = 0 V	-	10	-	μΑ
I <sub>DD(IO)</sub>	input/output supply current	on pin V <sub>DD(IO)</sub> ; Operating modes; SpeakerBoost protection activated; I <sup>2</sup> S configured TDM	-	100	-	μΑ
Pins BCK,	FS, DIO, GAINIO, RESET,	ADS1, ADS2, SCL, SDA	I	I	1	
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD(IO)</sub>	-	1.95	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3V <sub>DD(IO)</sub>	V
C <sub>i</sub>	input capacitance	[2]	-	-	3	pF
I <sub>LI</sub>	input leakage current	1.8 V on input pin	-	-	0.1	μA
Pins DIO,	GAINIO, INT			1		
V <sub>OH</sub>	HIGH-level output voltage	-	V <sub>DD(IO)</sub> - 0.4	-	-	V
I <sub>LI</sub>	input leakage current	1.8 V on input pin	-	-	0.1	μA
Pin SDA: o	ppen-drain output	1	1	1		-
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA	-	-	400	mV
Pins OUT	A, OUTB		1	1	1	1
$R_{DSon}$	drain-source on-state resistance	V <sub>DDP</sub> = 6.1 V	-	200	-	mΩ

TFA9896

All information provided in this document is subject to legal disclaimers.

## Boosted audio system with adaptive sound maximizer and speaker protection

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Protection					<u> </u>	
T <sub>act(th_prot)</sub>	thermal protection activation temperature		130	-	150	°C
$V_{P(ovp)}$	overvoltage protection supply voltage	protection on V <sub>DDP</sub>	6.2	-	6.5	V
$V_{P(uvp)}$	undervoltage protection supply voltage	protection on V <sub>BAT</sub>	2.5	-	2.8	V
I <sub>O(ocp)</sub>	overcurrent protection output current		2.0	-	-	A
DC-to-DC	converter	1		1	1	,
V <sub>O(BST)</sub>	output voltage on pin BST	DCVO2 = 111; Boost mode	6.0	6.1	6.2	V

<sup>[1]</sup> [2]

 $L_{BST}$  = boot converter inductance;  $R_L$  = load resistance;  $L_L$  = load inductance (speaker). This parameter is not tested during production; value is guaranteed by design and checked during product validation.

## Boosted audio system with adaptive sound maximizer and speaker protection

## 11.2 AC characteristics

### **Table 7. AC characteristics**

All parameters are guaranteed for  $V_{BAT}$  = 3.6 V;  $V_{DDD}$  = 1.8 V;  $V_{DDP}$  =  $V_{BST}$  = 6.1 V;  $L_{BST}$  = 1  $\mu H^{[1]}$ ;  $R_L$  = 8  $\Omega^{[1]}$ ;  $L_L$  = 44  $\mu H^{[1]}$ ;  $f_i$  = 1 kHz;  $f_s$  = 48 kHz;  $T_{amb}$  = 25 °C; default settings, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Amplifier						
P <sub>o(RMS)</sub> RMS output power		THD+N = 1 %; RCV = 0				
		R <sub>L</sub> = 4 Ω; V <sub>BAT</sub> = 4.0 V	-	3.2	-	W
		R <sub>L</sub> = 8 Ω	-	2.1	-	W
		THD+N = 10 %; RCV = 0				
		R <sub>L</sub> = 4 Ω; V <sub>BAT</sub> = 4.0 V	-	4	-	W
		R <sub>L</sub> = 8 Ω	-	2.55	-	W
		THD+N = 1 %; RCV = 1	-	0.68	-	W
R <sub>L</sub>	load resistance	of speaker	3.2	8	-	Ω
V <sub>O(offset)</sub>	output offset voltage	absolute value	-	-	1	mV
$\eta_{po}$	output power efficiency	including DC-to-DC converter; P <sub>o(RMS)</sub> = 2.1 W; V <sub>BAT</sub> = 4.0 V	[2]	83	-	%
THD+N	total harmonic distortion-plus- noise	$P_{o(RMS)}$ = 100 mW; $R_L$ = 8 Ω; $L_L$ = 44 μH	[2]_	0.03	0.1	%
V <sub>n(o)</sub>	output noise voltage	A-weighted; DATAI1 = DATAI2 = 0 V				
		CoolFlux DSP disabled and bypassed	-	27	-	μV
		CoolFlux DSP enabled	[2] _	30	-	μV
		Receiver mode; V <sub>DDP</sub> ≤ 4.3 V	-	18	-	μV
S/N	signal-to-noise ratio	V <sub>O</sub> = 4.5 V (peak); A-weighted				
		CoolFlux DSP disabled and bypassed	-	103	-	dB
		CoolFlux DSP enabled	[2] _	100	-	dB
PSRR	power supply rejection ratio	$V_{ripple}$ = 200 mV (RMS); $f_{ripple}$ = 217 Hz	-	90	-	dB
Current-ser	nsing performanceS/N	1		1		
S/N	signal-to-noise ratio	I <sub>O</sub> = 1.2 A (peak); A-weighted	-	75	-	dB
I <sub>sense(acc)</sub>	sense current accuracy	I <sub>O</sub> = 0.5 A (peak)	-3	-	+3	%
В	bandwidth		[2] _	-	3	kHz
Timing				<u> </u>		
t <sub>d(on)</sub>	turn-on delay time	PLL locked on BCK (IPLL = 0)				
		f <sub>s</sub> = 32 kHz to 48 kHz	-	-	2	ms
		PLL locked on FS (IPLL = 1)				
		f <sub>s</sub> = 48 kHz	-	-	6	ms
t <sub>d(off)</sub>	turn-off delay time		-	-	10	μs
t <sub>d(mute_off)</sub>	mute off delay time		-	1	-	ms

TFA9896


All information provided in this document is subject to legal disclaimers.

## Boosted audio system with adaptive sound maximizer and speaker protection

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>d(soft_mute)</sub>	soft mute delay time		-	12	-	ms
t <sub>PD</sub> propagation delay		CoolFlux bypassed				
		f <sub>s</sub> = 8 kHz	-	-	3.5	ms
		f <sub>s</sub> = 48 kHz	-	-	600	μs
		SpeakerBoost protection mode, t <sub>LookAhead</sub> = 2 ms				
		f <sub>s</sub> = 8 kHz	-	-	25	ms
		f <sub>s</sub> = 48 kHz	-	-	4	ms


<sup>[1]</sup> L<sub>BST</sub> = boot converter inductance; R<sub>L</sub> = load resistance; L<sub>L</sub> = load inductance (speaker).

# 12 Application diagrams




<sup>[2]</sup> This parameter is not tested during production; value is guaranteed by design and checked during product validation.

## Boosted audio system with adaptive sound maximizer and speaker protection



## Boosted audio system with adaptive sound maximizer and speaker protection


# 13 Package outline



TFA9896

All information provided in this document is subject to legal disclaimers.

## Boosted audio system with adaptive sound maximizer and speaker protection



TFA9896

Boosted audio system with adaptive sound maximizer and speaker protection

## 14 Soldering of WLCSP packages

## 14.1 Introduction to soldering WLCSP packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering WLCSP (Wafer Level Chip-Size Packages) can be found in application note AN10439 "Wafer Level Chip Scale Package" and in application note AN10365 "Surface mount reflow soldering description".

Wave soldering is not suitable for this package.

All NXP WLCSP packages are lead-free.

## 14.2 Board mounting

Board mounting of a WLCSP requires several steps:

- 1. Solder paste printing on the PCB
- 2. Component placement with a pick and place machine
- 3. The reflow soldering itself

## 14.3 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 1) than a SnPb process, thus reducing the process window
- Solder paste printing issues, such as smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature), and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic) while being low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with <a href="Table 8">Table 8</a>.

Table 8. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 1.5	260	250	245		
> 2.5	250	245	245		


Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 7.

TFA9896

All information provided in this document is subject to legal disclaimers.

### Boosted audio system with adaptive sound maximizer and speaker protection



For further information on temperature profiles, refer to application note *AN10365* "Surface mount reflow soldering description".

#### 14.3.1 Stand off

The stand off between the substrate and the chip is determined by:

- The amount of printed solder on the substrate
- The size of the solder land on the substrate
- The bump height on the chip
  The higher the stand off, the better the stresses are released due to TEC (Thermal
  Expansion Coefficient) differences between substrate and chip.

The higher the stand off, the better the stresses are released due to TEC (Thermal Expansion Coefficient) differences between substrate and chip.

### 14.3.2 Quality of solder joint

A flip-chip joint is considered to be a good joint when the entire solder land has been wetted by the solder from the bump. The surface of the joint should be smooth and the shape symmetrical. The soldered joints on a chip should be uniform. Voids in the bumps after reflow can occur during the reflow process in bumps with high ratio of bump diameter to bump height, i.e. low bumps with large diameter. No failures have been found to be related to these voids. Solder joint inspection after reflow can be done with X-ray to monitor defects such as bridging, open circuits and voids.

### 14.3.3 Rework

In general, rework is not recommended. By rework we mean the process of removing the chip from the substrate and replacing it with a new chip. If a chip is removed from the substrate, most solder balls of the chip will be damaged. In that case it is recommended not to re-use the chip again.

TFA9896

**Product short data sheet** 

**COMPANY PUBLIC** 

All information provided in this document is subject to legal disclaimers.

### Boosted audio system with adaptive sound maximizer and speaker protection

Device removal can be done when the substrate is heated until it is certain that all solder joints are molten. The chip can then be carefully removed from the substrate without damaging the tracks and solder lands on the substrate. Removing the device must be done using plastic tweezers, because metal tweezers can damage the silicon. The surface of the substrate should be carefully cleaned and all solder and flux residues and/ or underfill removed. When a new chip is placed on the substrate, use the flux process instead of solder on the solder lands. Apply flux on the bumps at the chip side as well as on the solder pads on the substrate. Place and align the new chip while viewing with a microscope. To reflow the solder, use the solder profile shown in application note *AN10365 "Surface mount reflow soldering description"*.

## 14.3.4 Cleaning

Cleaning can be done after reflow soldering.

Boosted audio system with adaptive sound maximizer and speaker protection

# 15 Revision history

## **Table 9. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
TFA9896 v.1.0	20161222	Product data sheet	-	-

### Boosted audio system with adaptive sound maximizer and speaker protection

# 16 Legal information

#### 16.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions". [2] [3]
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for guick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed,authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

All information provided in this document is subject to legal disclaimers.

### Boosted audio system with adaptive sound maximizer and speaker protection

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever

customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP Semiconductors N.V.

TFA9896

All information provided in this document is subject to legal disclaimers.

## Boosted audio system with adaptive sound maximizer and speaker protection

## **Contents**

1	General description	
2	Features and benefits	1
3	Applications	2
4	Quick reference data	3
5	Ordering information	3
6	Block diagram	4
7	Pinning information	
7.1	Pinning	
7.2	Pin description	5
8	Functional description	6
8.1	Protection mechanisms	7
8.1.1	OverTemperature Protection (OTP)	7
8.1.2	Supply voltage protection (UVP and OVP)	
8.1.3	OverCurrent Protection (OCP)	
9	Limiting values	8
10	Thermal characteristics	8
11	Characteristics	9
11.1	DC characteristics	
11.2	AC characteristics	
12	Application diagrams	
13	Package outline	
14	Soldering of WLCSP packages	16
14.1	Introduction to soldering WLCSP packages	16
14.2	Board mounting	16
14.3	Reflow soldering	16
14.3.1	Stand off	
14.3.2	Quality of solder joint	
14.3.3	Rework	17
14.3.4	Cleaning	
15	Revision history	19
16	Legal information	20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2016.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com