Contents

1	Intro	duction
2	Desc	ription
	2.1	Device overview
	2.2	Ultra-low-power device continuum
3	Func	tional overview
	3.1	Low-power modes
	3.2	Interconnect matrix
	3.3	ARM® Cortex®-M0+ core with MPU 20
	3.4	Reset and supply management
		3.4.1 Power supply schemes
		3.4.2 Power supply supervisor
		3.4.3 Voltage regulator
	3.5	Clock management
	3.6	Low-power real-time clock and backup registers
	3.7	General-purpose inputs/outputs (GPIOs) 25
	3.8	Memories
	3.9	Boot modes
	3.10	Direct memory access (DMA) 27
	3.11	Liquid crystal display (LCD)
	3.12	Analog-to-digital converter (ADC) 27
	3.13	Temperature sensor
		3.13.1 Internal voltage reference (V _{REFINT})
		3.13.2 V _{LCD} voltage monitoring
	3.14	Digital-to-analog converter (DAC) 29
	3.15	Ultra-low-power comparators and reference voltage
	3.16	Touch sensing controller (TSC)
	3.17	Timers and watchdogs
		3.17.1 General-purpose timers (TIM2, TIM3, TIM21 and TIM22)
		3.17.2 Low-power Timer (LPTIM)
		3.17.3 Basic timer (TIM6, TIM7)



		3.17.4	SysTick timer	32
		3.17.5	Independent watchdog (IWDG)	32
		3.17.6	Window watchdog (WWDG)	32
	3.18	Comm	unication interfaces	. 33
		3.18.1	I2C bus	33
		3.18.2	Universal synchronous/asynchronous receiver transmitter (USART)	34
		3.18.3	Low-power universal asynchronous receiver transmitter (LPUART) .	34
		3.18.4	Serial peripheral interface (SPI)/Inter-integrated sound (I2S)	35
		3.18.5	Universal serial bus (USB)	35
	3.19	Clock r	ecovery system (CRS)	. 36
	3.20	Cyclic	redundancy check (CRC) calculation unit	. 36
	3.21	Serial v	wire debug port (SW-DP)	. 36
4	Pin d	lescript	ions	. 37
5	Mem	ory ma	pping	. 56
6	Elect	rical ch	naracteristics	. 57
	6.1	Param	eter conditions	. 57
		6.1.1	Minimum and maximum values	57
		6.1.2	Typical values	57
		6.1.3	Typical curves	57
		6.1.4	Loading capacitor	57
		6.1.5	Pin input voltage	57
		6.1.6	Power supply scheme	58
		6.1.7	Optional LCD power supply scheme	59
		6.1.8	Current consumption measurement	59
	6.2	Absolu	te maximum ratings	. 60
	6.3	Operat	ing conditions	. 62
		6.3.1	General operating conditions	62
		6.3.2	Embedded reset and power control block characteristics	64
		6.3.3	Embedded internal reference voltage	65
		6.3.4	Supply current characteristics	66
		6.3.5	Wakeup time from low-power mode	78
		6.3.6	External clock source characteristics	80
		6.3.7	Internal clock source characteristics	84
		6.3.8	PLL characteristics	87



		6.3.9	Memory characteristics	. 88
		6.3.10	EMC characteristics	. 89
		6.3.11	Electrical sensitivity characteristics	. 91
		6.3.12	I/O current injection characteristics	. 92
		6.3.13	I/O port characteristics	. 93
		6.3.14	NRST pin characteristics	. 97
		6.3.15	12-bit ADC characteristics	. 98
		6.3.16	DAC electrical specifications	103
		6.3.17	Temperature sensor characteristics	105
		6.3.18	Comparators	106
		6.3.19	Timer characteristics	107
		6.3.20	Communications interfaces	107
		6.3.21	LCD controller	116
7	Pack	age info	ormation	118
7	Pack 7.1	-	ormation	
7		LQFP1		118
7	7.1	LQFP1 UFBGA	00 package information	118 121
7	7.1 7.2	LQFP1 UFBGA LQFP6	00 package information	118 121 124
7	7.1 7.2 7.3	LQFP1 UFBGA LQFP6 TFBGA	00 package information	118 121 124 127
7	7.1 7.2 7.3 7.4	LQFP1 UFBGA LQFP6 TFBGA LQFP4	00 package information	118 121 124 127 130
7	7.1 7.2 7.3 7.4 7.5	LQFP1 UFBGA LQFP6 TFBGA LQFP4	00 package information	118 121 124 127 130 133
8	7.1 7.2 7.3 7.4 7.5 7.6	LQFP1 UFBGA LQFP6 TFBGA LQFP4 Therma 7.6.1	00 package information A100 package information 4 package information 64 package information 8 package information 8 package information	118 121 124 127 130 133 134



List of tables

Table 1.	Device summary	1
Table 2.	Ultra-low-power STM32L073xxx device features and peripheral counts	11
Table 3.	Functionalities depending on the operating power supply range	
Table 4.	CPU frequency range depending on dynamic voltage scaling	
Table 5.	Functionalities depending on the working mode	
	(from Run/active down to standby)	17
Table 6.	STM32L0xx peripherals interconnect matrix	
Table 7.	Temperature sensor calibration values.	
Table 8.	Internal voltage reference measured values	
Table 9.	Capacitive sensing GPIOs available on STM32L073xx devices	
Table 10.	Timer feature comparison.	
Table 11.	Comparison of I2C analog and digital filters	
Table 12.	STM32L073xx I ² C implementation	
Table 13.	USART implementation	
Table 14.	SPI/I2S implementation	
Table 15.	Legend/abbreviations used in the pinout table	
Table 16.	STM32L073xx pin definition	
Table 10.	Alternate functions port A	
Table 17. Table 18.	Alternate functions port B	
Table 18.	Alternate functions port C	
Table 20.	Alternate functions port D	
Table 21.	Alternate functions port E	
Table 22.	Alternate functions port H	
Table 23.	Voltage characteristics	
Table 24.	Current characteristics	
Table 25.		
Table 26.	General operating conditions	
Table 27.	Embedded reset and power control block characteristics.	
Table 28.	Embedded internal reference voltage calibration values	
Table 29.	Embedded internal reference voltage	65
Table 30.	Current consumption in Run mode, code with data processing running from Flash memory	67
Table 31.	Current consumption in Run mode vs code type,	07
	code with data processing running from Flash memory	67
Table 32.	Current consumption in Run mode, code with data processing running from RAM	
Table 33.	Current consumption in Run mode, code with data processing running non RAW	09
Table 55.	code with data processing running from RAM	60
Table 34.	Current consumption in Sleep mode	
Table 35.	Current consumption in Low-power run mode	
Table 36.	Current consumption in Low-power sleep mode	
Table 37.	Typical and maximum current consumptions in Stop mode	
Table 38.	Typical and maximum current consumptions in Standby mode	
Table 39.	Average current consumption during Wakeup	
Table 40.	Peripheral current consumption in Run or Sleep mode	
Table 41.	Peripheral current consumption in Stop and Standby mode	
Table 42.	Low-power mode wakeup timings	79
Table 43.	High-speed external user clock characteristics.	
Table 44.	Low-speed external user clock characteristics	81



Table 45.	HSE oscillator characteristics
Table 46.	LSE oscillator characteristics
Table 47.	16 MHz HSI16 oscillator characteristics
Table 48.	HSI48 oscillator characteristics
Table 49.	LSI oscillator characteristics
Table 50.	MSI oscillator characteristics
Table 51.	PLL characteristics
Table 52.	RAM and hardware registers
Table 53.	Flash memory and data EEPROM characteristics
Table 54.	Flash memory and data EEPROM endurance and retention
Table 55.	EMS characteristics
Table 56.	EMI characteristics
Table 57.	ESD absolute maximum ratings
Table 58.	Electrical sensitivities
Table 59.	I/O current injection susceptibility
Table 60.	I/O static characteristics
Table 61.	Output voltage characteristics
Table 62.	I/O AC characteristics
Table 63.	NRST pin characteristics
Table 64.	ADC characteristics
Table 65.	R_{AIN} max for f_{ADC} = 14 MHz
Table 66.	
Table 67.	ADC accuracy
Table 68.	Temperature sensor calibration values
Table 69.	Temperature sensor characteristics 105
Table 70.	Comparator 1 characteristics
Table 71.	Comparator 2 characteristics
Table 72.	TIMx characteristics
Table 73.	I2C analog filter characteristics
Table 74.	SPI characteristics in voltage Range 1
Table 75.	SPI characteristics in voltage Range 2
Table 76.	SPI characteristics in voltage Range 3
Table 77.	I2S characteristics
Table 78.	USB startup time
Table 79.	USB DC electrical characteristics
Table 80.	USB: full speed electrical characteristics
Table 81.	LCD controller characteristics
Table 82.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package
	mechanical data
Table 83.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array
	package mechanical data
Table 84.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA) 122
Table 85.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat
	package mechanical data
Table 86.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball
	grid array package mechanical data 127
Table 87.	TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)
Table 88.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data
Table 89.	Thermal characteristics
Table 90.	STM32L073xx ordering information scheme135
Table 91.	Document revision history



List of figures

Figure 1.	STM32L073xx block diagram
Figure 2.	Clock tree
Figure 3.	STM32L073xx LQFP100 pinout - 14 x 14 mm
Figure 4.	STM32L073xx UFBGA100 ballout - 7x 7 mm
Figure 5.	STM32L073xx LQFP64 pinout - 10 x 10 mm
Figure 6.	STM32L073xx TFBGA64 ballout - 5x 5 mm
Figure 7.	STM32L073xx LQFP48 pinout - 7 x 7 mm
Figure 8.	Memory map
Figure 9.	Pin loading conditions
Figure 10.	Pin input voltage
Figure 11.	Power supply scheme
Figure 12.	Optional LCD power supply scheme
Figure 13.	Current consumption measurement scheme
Figure 14.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from
rigure 14.	Flash memory, Range 2, HSE, 1WS
Figure 15.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from
rigure 15.	Flash memory, Range 2, HSI16, 1WS
Figure 16.	IDD vs VDD, at TA= 25 °C, Low-power run mode, code running
Figure 10.	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS
Figure 17	
Figure 17.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled
E imuna 40	and running on LSE Low drive
Figure 18.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,
	all clocks off
Figure 19.	High-speed external clock source AC timing diagram
Figure 20.	Low-speed external clock source AC timing diagram
Figure 21.	HSE oscillator circuit diagram
Figure 22.	Typical application with a 32.768 kHz crystal
Figure 23.	HSI16 minimum and maximum value versus temperature
Figure 24.	VIH/VIL versus VDD (CMOS I/Os)
Figure 25.	VIH/VIL versus VDD (TTL I/Os)
Figure 26.	I/O AC characteristics definition
Figure 27.	Recommended NRST pin protection
Figure 28.	ADC accuracy characteristics
Figure 29.	Typical connection diagram using the ADC 101
Figure 30.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})
Figure 31.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})
Figure 32.	12-bit buffered/non-buffered DAC
Figure 33.	SPI timing diagram - slave mode and CPHA = 0
Figure 34.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾
Figure 35.	SPI timing diagram - master mode ⁽¹⁾ 112
Figure 36.	l ² S slave timing diagram (Philips protocol) ⁽¹⁾ 114
Figure 37.	I^2S master timing diagram (Philips protocol) ⁽¹⁾
Figure 38.	USB timings: definition of data signal rise and fall time
Figure 39.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline
Figure 40.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat
gaio 10.	recommended footprint
Figure 41.	LQFP100 marking example (package top view)
Figure 42.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball
- iguio +2.	



	121
	400
UFBGA100 marking example (package top view)	123
LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	124
LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint .	125
LQFP64 marking example (package top view)	126
TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball	
grid array package outline	127
TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
,grid array recommended footprint	128
TFBGA64 marking example (package top view)	129
LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	130
LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint	132
LQFP48 marking example (package top view)	132
	grid array package outline



1 Introduction

The ultra-low-power STM32L073xx are offered in 5 different package types from 48 to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L073xx microcontrollers suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L073xx datasheet should be read in conjunction with the STM32L0x3xx reference manual (RM0367).

For information on the ARM[®] Cortex[®]-M0+ core please refer to the Cortex[®]-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.



2 Description

The ultra-low-power STM32L073xx microcontrollers incorporate the connectivity power of the universal serial bus (USB 2.0 crystal-less) with the high-performance ARM[®] Cortex[®]-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (up to 192 Kbytes of Flash program memory, 6 Kbytes of data EEPROM and 20 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L073xx devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L073xx device offer several analog features, one 12-bit ADC with hardware oversampling, two DACs, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), four general-purpose 16-bit timers and two basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L073xx devices embed standard and advanced communication interfaces: up to three I2Cs, two SPIs, one I2S, four USARTs, a low-power UART (LPUART), and a crystal-less USB. The devices offer up to 24 capacitive sensing channels to simply add touch sensing functionality to any application.

The STM32L073xx also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, their integrated LCD controller has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with contrast independent of the supply voltage.

The ultra-low-power STM32L073xx devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.









2.1 Device overview

Table 2. Ultra-low-power STM32L073xxx device features and peripheral counts

Peripheral		STM32L073 V8	STM32L073 CB	STM32L073 VB	STM32L073 RB	STM32L073 CZ	STM32L073 VZ	STM32L073 RZ
Flash (Kbytes)		64 Kbytes 128 Kbytes 192 Kbytes						
Data EEPRON	l (Kbytes)	3 Kbytes			6 Kt	oytes		
RAM (Kbytes)		20 Kbytes						
	General- purpose				4			
Timers	Basic				2			
	LPTIMER				1			
RTC/SYSTICK	/IWDG/WWDG				1/1/1/1			
	SPI/(I2S)				2/(1)			
	l ² C				3			
Communicat ion	USART				4			
interfaces	LPUART				1			
	USB/ (VDD_USB)	1/(1)						
GPIOs		84	37	84	51 ⁽¹⁾	37	84	51 ⁽¹⁾
Clocks: HSE/LSE/HSI/	MSI/LSI	1/1/1/1/1						
12-bit synchro Number of ch		1 16	1 10	16		1 10	1 16	
12-bit DAC Number of channels		2 2 2						
LCD COM x SEG		1 4x52 or 8x48	1 4x18	1 4x52 or 8x48	1 4x32 or 8x28 ⁽¹⁾	1 4x18	1 4x52 or 8x48	1 4x32 or 8x28 ⁽¹⁾
Comparators		2						
Capacitive sensing channels		24	17	24	24 ⁽¹⁾	17	24	24 ⁽¹⁾
Max. CPU frequency		32 MHz						
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 to 3.6 V without BOR option						
Operating temperatures					nperature: –40 nperature: –40			
Packages		LQFP100 UFBGA100	LQFP48	LQFP100 UFBGA100	LQFP64, TFBGA64	LQFP48	LQFP100 UFBGA100	LQFP64, TFBGA64

1. TFBGA64 has one GPIO, one ADC input, one capacitive sensing channel and one COMxSEG (4x31 or 8x27) less than LQFP64.






Figure 1. STM32L073xx block diagram

12/137



2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to ARM[®] Cortex[®]-M4, including ARM[®] Cortex[®]-M3 and ARM[®] Cortex[®]-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



3 Functional overview

3.1 Low-power modes

The ultra-low-power STM32L073xx support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the lowspeed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Lowpower run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in 3.5μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USB/USART/I2C/LPUART/LPTIMER wakeup events.



• Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5 μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB/USART/I2C/LPUART/LPTIMER wakeup events.

• Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 μ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode. The LCD is not stopped automatically by entering Stop mode.



	Functionalities depending on the operating power supply range					
Operating power supply range	DAC and ADC operation	Dynamic voltage scaling range	I/O operation	USB		
V _{DD} = 1.65 to 1.71 V	ADC only, conversion time up to 570 ksps	Range 2 or range 3	Degraded speed performance	Not functional		
V _{DD} = 1.71 to 1.8 V ⁽¹⁾	ADC only, conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Degraded speed performance	Functional ⁽²⁾		
V_{DD} = 1.8 to 2.0 V ⁽¹⁾	Conversion time up to 1.14 Msps	Range1, range 2 or range 3	Degraded speed performance	Functional ⁽²⁾		
V _{DD} = 2.0 to 2.4 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	Functional ⁽²⁾		
V _{DD} = 2.4 to 3.6 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	Functional ⁽²⁾		

Table 3. Functionalities	aepenaing on the	e operating power suppl	y range

CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5
µs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2
MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.

2. To be USB compliant from the I/O voltage standpoint, the minimum V_{DD_USB} is 3.0 V.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3



	· · · · · ·		Low-	Low-		Stop		Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
CPU	Y		Y					
Flash memory	0	0	0	0				
RAM	Y	Y	Y	Y	Y			
Backup registers	Y	Y	Y	Y	Y		Y	
EEPROM	0	0	0	0				
Brown-out reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0				
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-	
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Y	Y	Y	Y
High Speed Internal (HSI)	0	0			(3)			
High Speed External (HSE)	0	0	0	0				
Low Speed Internal (LSI)	0	0	0	0	0		0	
Low Speed External (LSE)	0	0	0	0	0		0	
Multi-Speed Internal (MSI)	0	0	Y	Y				
Inter-Connect Controller	Y	Y	Y	Y	Y			
RTC	0	0	0	0	0	0	0	
RTC Tamper	0	0	0	0	0	0	0	0
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0
LCD	0	0	0	0	0			
USB	0	0				0		
USART	0	0	0	0	O ⁽⁴⁾	0		
LPUART	0	0	0	0	O ⁽⁴⁾	0		
SPI	0	0	0	0				
I2C	0	0	0	0	O ⁽⁵⁾	0		
ADC	0	0						

Table 5. Functionalities depending on the working mode (from Run/active down to standby) ⁽¹⁾⁽²⁾



			Low-	Low-		Stop	5	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
DAC	0	0	0	0	0			
Temperature sensor	0	0	0	0	0			
Comparators	0	0	0	0	0	0		
16-bit timers	0	0	0	0				
LPTIMER	0	0	0	0	0	0		
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0				
Touch sensing controller (TSC)	0	О						
SysTick Timer	0	0	0	0				
GPIOs	0	0	0	0	0	0		2 pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs		3.5 µs		50 µs
						4 μΑ (No) V _{DD} =1.8 V		28 µA (No) V _{DD} =1.8 V
Consumption V _{DD} =1.8 to 3.6 V	Down to 140 µA/MHz	Down to 37 µA/MHz	Down to	Down to	0.8 μA (with RTC) V _{DD} =1.8 ^v		0.65 µA (with RTC) V _{DD} =1.8 V	
(Typ)	(from Flash memory)	(from Flash memory)	8 µA	4.5 µA		4 µA (No) V _{DD} =3.0 V		29 µA (No) V _{DD} =3.0 V
						(with RTC) _{DD} =3.0 V		5 μΑ (with) V _{DD} =3.0 V

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)⁽¹⁾⁽²⁾

1. Legend:

"Y" = Yes (enable). "O" = Optional can be enabled/disabled by software) "-" = Not available

2. The consumption values given in this table are preliminary data given for indication. They are subject to slight changes.

- Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore. 3.
- 4. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- 5. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.



3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 6. ST M32LUXX peripherals interconnect matrix							
Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
COMPx	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-
	LPTIM	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y
TIMx	TIMx	Timer triggered by other timer	Y	Y	Y	Y	-
RTC	TIM21	Timer triggered by Auto wake-up	Y	Y	Y	Y	-
RIC	LPTIM	Timer triggered by RTC event	Y	Y	Y	Y	Y
All clock source	TIMx	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-
USB	CRS/HSI48	the clock recovery system trims the HSI48 based on USB SOF	Y	Y	-	-	-
	TIM3	USB_SOF is channel input for calibration	Y	Y	-	-	-
GPIO	TIMx	Timer input channel and trigger	Y	Y	Y	Y	-
	LPTIM	Timer input channel and trigger	Y	Y	Y	Y	Y
	ADC,DAC	Conversion trigger	Y	Y	Y	Y	-

Table 6. STM32L0xx peripherals interconnect matrix



3.3 ARM[®] Cortex[®]-M0+ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded ARM core, the STM32L073xx are compatible with all ARM tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L073xx embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.



3.4 Reset and supply management

3.4.1 **Power supply schemes**

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{DD_USB} = 1.65 to 3.6V: external power supply for USB transceiver, USB_DM (PA11) and USB_DP (PA12). To guarantee a correct voltage level for USB communication V_{DD_USB} must be above 3.0V. If USB is not used this pin must be tied to V_{DD}.

3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note: The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the startup time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the $V_{DD/VDDA}$ power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when $V_{DD/VDDA}$ drops below the V_{PVD} threshold and/or when $V_{DD/VDDA}$ is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.



3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC_CSR).

3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

• Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

• Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 1-25 MHz high-speed external crystal (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLLMultispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

• Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

• RTC and LCD clock source

The LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.

USB clock source

A 48 MHz clock trimmed through the USB SOF or LSE supplies the USB interface.



• Startup clock

After reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

• Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.

Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.






Figure 2. Clock tree



3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 29 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 84 GPIOs can be connected to the 16 configurable interrupt/event lines. The 13 other lines are connected to PVD, RTC, USB, USARTS, I2C, LPUART, LPTIMER or comparator events.



3.8 Memories

The STM32L073xx devices have the following features:

- 20 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
 - 64, 128 or 192 Kbytes of embedded Flash program memory
 - 6 Kbytes of data EEPROM
 - Information block containing 32 user and factory options bytes plus 8 Kbytes of system memory

Flash program and data EEPROM are divided into two banks. This allows writing in one bank while running code or reading data from the other bank.

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.

The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected

 Level 2: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the non-volatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.9 Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USB (PA11, PA12), USART1(PA9, PA10) or USART2(PA2, PA3). See STM32[™] microcontroller system memory boot mode AN2606 for details.



3.10 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, LPUART, general-purpose timers, DAC, and ADC.

3.11 Liquid crystal display (LCD)

The LCD drives up to 8 common terminals and 48 segment terminals to drive up to 384 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V_{DD}. This converter can be deactivated, in which case the V_{LCD} pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode
- V_{LCD} rails decoupling capability

3.12 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L073xx device. It has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference, V_{LCD} voltage measurement). It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (~25 μ A at 10 kSPS, ~240 μ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).



An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.13 Temperature sensor

The temperature sensor (T_{SENSE}) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TSENSE_CAL2	TS ADC raw data acquired at temperature of 130 °C V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 7. Temperature sensor calibration values

3.13.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, V_{REF+}, is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079



3.13.2 V_{LCD} voltage monitoring

This embedded hardware feature allows the application to measure the V_{LCD} supply voltage using the internal ADC channel ADC_IN16. As the V_{LCD} voltage may be higher than V_{DDA}, and thus outside the ADC input range, the ADC input is connected to LCD_VLCD2 (which provides 1/3V_{LCD} when the LCD is configured 1/3Bias and 1/4V_{LCD} when the LCD is configured 1/4Bias or 1/2Bias).

3.14 Digital-to-analog converter (DAC)

Two 12-bit buffered DACs can be used to convert digital signal into analog voltage signal output. An optional amplifier can be used to reduce the output signal impedance.

This digital Interface supports the following features:

- One data holding register (for each channel)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels with independent or simultaneous conversions
- DMA capability (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V_{REF+}

Six DAC trigger inputs are used in the STM32L073xx. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.15 Ultra-low-power comparators and reference voltage

The STM32L073xx embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
 - DAC output
 - External I/O pins
 - Internal reference voltage (V_{REFINT})
 - submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).



3.16 Touch sensing controller (TSC)

The STM32L073xx provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 24 capacitive sensing channels distributed over 8 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (such as glass, plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Group	Capacitive sensing signal name	Pin name	Group	Capacitive sensing signal name	Pin name
	TSC_G1_IO1	PA0		TSC_G5_IO1	PB3
1	TSC_G1_IO2	PA1	5	TSC_G5_IO2	PB4
1	TSC_G1_IO3	PA2	5	TSC_G5_IO3	PB6
	TSC_G1_IO4	PA3		TSC_G5_IO4	PB7
	TSC_G2_IO1	PA4		TSC_G6_IO1	PB11
2	TSC_G2_IO2	PA5	6	TSC_G6_IO2	PB12
2	TSC_G2_IO3	PA6	0	TSC_G6_IO3	PB13
	TSC_G2_IO4	PA7		TSC_G6_IO4	PB14
	TSC_G3_IO1	PC5		TSC_G7_IO1	PC0
3	TSC_G3_IO2	PB0	7	TSC_G7_IO2	PC1
5	TSC_G3_IO3	PB1	'	TSC_G7_IO3	PC2
	TSC_G3_IO4	PB2		TSC_G7_IO4	PC3
	TSC_G4_IO1	PA9		TSC_G8_IO1	PC6
4	TSC_G4_IO2	PA10	8	TSC_G8_IO2	PC7
+	TSC_G4_IO3	PA11	0	TSC_G8_IO3	PC8
	TSC_G4_IO4	PA12		TSC_G8_IO4	PC9

 Table 9. Capacitive sensing GPIOs available on STM32L073xx devices



30/137

3.17 Timers and watchdogs

The ultra-low-power STM32L073xx devices include three general-purpose timers, one low-power timer (LPTIM), one basic timer, two watchdog timers and the SysTick timer.

Table 10 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2, TIM3	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM21, TIM22	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 10. Timer feature comparison

3.17.1 General-purpose timers (TIM2, TIM3, TIM21 and TIM22)

There are four synchronizable general-purpose timers embedded in the STM32L073xx device (see *Table 10* for differences).

TIM2, TIM3

TIM2 and TIM3 are based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2/TIM3 general-purpose timers can work together or with the TIM21 and TIM22 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2/TIM3 have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2/TIM3, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.



3.17.2 Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
 - Internal clock source: LSE, LSI, HSI or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

3.17.3 Basic timer (TIM6, TIM7)

These timers can be used as a generic 16-bit timebase.

3.17.4 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

3.17.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.17.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.



3.18 Communication interfaces

3.18.1 I²C bus

Up to three I²C interfaces (I2C1 and I2C3) can operate in multimaster or slave modes.

Each I²C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	 Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

Table 11. Comparison of I2C analog and digital filters

In addition, I2C1 and I2C3 provide hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1/I2C3 also have a clock domain independent from the CPU clock, allowing the I2C1/I2C3 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.

Refer to Table 12 for an overview of I2C interface features.

Table 12. STM32L073xx I ² C i	implementation
--	----------------

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
7-bit addressing mode	Х	Х	Х
10-bit addressing mode	Х	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	x	X ⁽²⁾	х
Independent clock	Х	-	Х
SMBus	Х	-	Х
Wakeup from STOP	Х	-	Х

1. X = supported.

2. See *Table 16: STM32L073xx pin definition on page 42* for the list of I/Os that feature Fast Mode Plus capability



3.18.2 Universal synchronous/asynchronous receiver transmitter (USART)

The four USART interfaces (USART1, USART2, USART4 and USART5) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 and USART2 also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode.

All USART interfaces can be served by the DMA controller.

Table 13 for the supported modes and features of USART interfaces.

USART modes/features ⁽¹⁾	USART1 and USART2	USART4 and USART5
Hardware flow control for modem	Х	Х
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode	Х	Х
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	-
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection (4 modes)	Х	-
Driver Enable	Х	Х

Table 13. USART implementation

1. X = supported.

3.18.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wake up the system from Stop mode. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame



34/137

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.18.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

One standard I2S interfaces (multiplexed with SPI2) is available. It can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the I2S interfaces is configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The SPIs can be served by the DMA controller.

Refer to Table 14 for the differences between SPI1 and SPI2.

SPI features ⁽¹⁾	SPI1	SPI2
Hardware CRC calculation	Х	Х
I2S mode	-	Х
TI mode	Х	Х

Table 14. SPI/I2S implementation

1. X = supported.

3.18.5 Universal serial bus (USB)

The STM32L073xx embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up to 1 KB and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal-less operation.



3.19 Clock recovery system (CRS)

The STM32L073xx embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

3.20 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.


Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.21 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



4 Pin descriptions



1. The above figure shows the package top view.

2. I/O pin supplied by VDD_USB.



1 2 3 4 5 6 7 8 9 10 11 12
A (PE3) (PE1) (PB8) BOOTD (PD7) (PD5) (PB4) (PB3) (PA15) (PA14) (PA13) (PA12) (PE4) (PE2) (PB9) (PB7) (PB6) (PD6) (PD4) (PD3) (PD1) (PC12) (PC10) (PA11)
C (PC13) (PE5) (PE0) (VDD) (PB5) (PD6) (PD4) (PD3) (PD1) (PC12) (PC10) (PA10) (PA10)
D QSC32 (PE6) (VSS) (PA9) (PC9)
G OSC_ IPH10) USB (VDD) H (PC0) (NRST (VDD) (PD13) (PD14) (PD13)
USSA (PC1) (PC2) (PD12 (PD11) (PD10)
K (VREH (PC3) (PA2) (PA5) (PC4) (PD9) (PD8) (PB15) (PB14) (PB13)
L (VREŘ (PA0) (PA3) (PA6) (PC5) (PB2) (PE8) (PE10) (PE12) (PB10) (PB11) (PB12)
M (NDDA) (PA1) (PA4) (PA7) (PB0) (PB1) (PE7) (PE9) (PE11) (PE13) (PE14) (PE15)


Figure 4. STM32L073xx UFBGA100 ballout - 7x 7 mm

1. The above figure shows the package top view.

2. I/O pin supplied by VDD_USB.

38/137





1. The above figure shows the package top view.

2. I/O pin supplied by VDD_USB.



	rigule c				JGA04	Dallou	1-585	
	1	2	3	4	5	6	7	8
А	PC14- OSC32 `_4V	(PC13)	(PB9)	(PB4)	(PB3)	(PA15)	(PA14)	(PA13)
В	アCT5- OSC32 OUA	(VLCD)	(PB8)		(PD2)	(PC11)	(PC10)	(PA12)
С	PHO-1 OSC_IN	(vss)	(PB7)	(PB5)	(PC12)	(PA10)	(PA9)	(PA11)
D	(OSC) (OSC) \QUT		(PB6)	(vss)		(vss)	(PA8)	(PC9)
E		(PC1)	(PC0)	(VDD)	(VDD)		(PC7)	(PC8)
F	(VSSA)	(PC2)	(PA2)	(PA5)	(PB0)	(PC6)	(PB15)	(PB14)
G	(VREF)	(PA0)	(PA3)	(PA6)	(PB1)	(PB2)	(PB10)	(PB13)
Н	(VDDA)	(PA1)	(PA4)	(PA7)	(PC4)	(PC5)	(PB11)	(PB12)
	L							


Figure 6. STM32L073xx TFBGA64 ballout - 5x 5 mm

1. The above figure shows the package top view.

2. I/O pin supplied by VDD_USB.

40/137





1. The above figure shows the package top view.

2. I/O pin supplied by VDD_USB.

Table 15. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition						
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name							
	S	Supply pin						
Pin type	I	Input only pin						
	I/O	Input / output pin						
	FT	5 V tolerant I/O						
	FTf	5 V tolerant I/O, FM+ capable						
I/O structure	тс	Standard 3.3V I/O						
	В	Dedicated BOOT0 pin						
	RST	Bidirectional reset pin with embedded weak pull-up resistor						
Notes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset.							



Nar	ne	Abbreviation	Definition									
Pin functions	Alternate functions	Leunctions selected through (SPIC) AFR registers										
	Additional functions	Functions directly selecte	d/enabled through peripheral registers									

Table 15. Legend/abbreviations used in the pinout table (continued)

Pin number										
LQFP48	LQFP64	TFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	1	B2	PE2	I/O	FT	-	LCD_SEG38, TIM3_ETR	-
-	-	-	2	A1	PE3	I/O	FT	-	TIM22_CH1, LCD_SEG39, TIM3_CH1	-
-	-	-	3	B1	PE4	I/O	FT	-	TIM22_CH2, TIM3_CH2	-
-	-	-	4	C2	PE5	I/O	FT	-	TIM21_CH1, TIM3_CH3	-
-	-	-	5	D2	PE6	I/O	FT	-	TIM21_CH2, TIM3_CH4	RTC_TAMP3/WKUP3
1	1	B2	6	E2	VLCD	S		-	-	
2	2	A2	7	C1	PC13	I/O	FT	-	-	RTC_TAMP1/RTC_TS/ RTC_OUT/WKUP2
3	3	A1	8	D1	PC14- OSC32_IN (PC14)	I/O	FT	-	-	OSC32_IN
4	4	B1	9	E1	PC15- OSC32_OUT (PC15)	I/O	тс	-	-	OSC32_OUT
-	-	-	10	F2	PH9	I/O	FT	-	-	-
-	-	-	11	G2	PH10	I/O	FT	-	-	-
5	5	C1	12	F1	PH0-OSC_IN (PH0)	I/O	тс	-	USB_CRS_SYNC	OSC_IN
6	6	D1	13	G1	PH1- OSC_OUT (PH1)	I/O	тс	-	-	OSC_OUT
7	7	E1	14	H2	NRST	I/O	-	-	-	-

Table 16. STM32L073xx pin definition

42/137



Table 16.	STM32L	.073xx	pin	definition	(continued)
-----------	--------	--------	-----	------------	-------------

	Pi	n num	ber				-			
LQFP48	LQFP64	TFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	8	E3	15	H1	PC0	I/O	FTf	-	LPTIM1_IN1, LCD_SEG18, EVENTOUT, TSC_G7_IO1, LPUART1_RX, I2C3_SCL	ADC_IN10
-	9	E2	16	J2	PC1	I/O	FTf	-	LPTIM1_OUT, LCD_SEG19, EVENTOUT, TSC_G7_IO2, LPUART1_TX, I2C3_SDA	ADC_IN11
-	10	F2	17	J3	PC2	I/O	FTf	-	LPTIM1_IN2, LCD_SEG20, SPI2_MISO/I2S2_MCK, TSC_G7_IO3	ADC_IN12
-	11	-	18	K2	PC3	I/O	FT	-	LPTIM1_ETR, LCD_SEG21, SPI2_MOSI/I2S2_SD, TSC_G7_IO4	ADC_IN13
8	12	F1	19	J1	VSSA	S	-	-	-	-
-	-	-	20	K1	VREF-	S	-	-	-	-
-	-	G1	21	L1	VREF+	S	-	-	-	-
9	13	H1	22	M1	VDDA	S	-	-	-	-
10	14	G2	23	L2	PA0	I/O	тс	-	TIM2_CH1, TSC_G1_IO1, USART2_CTS, TIM2_ETR, USART4_TX, COMP1_OUT	COMP1_INM, ADC_IN0, RTC_TAMP2/WKUP1
11	15	H2	24	M2	PA1	I/O	FT	-	EVENTOUT, LCD_SEG0, TIM2_CH2, TSC_G1_IO2, USART2_RTS_DE, TIM21_ETR, USART4_RX	COMP1_INP, ADC_IN1
12	16	F3	25	КЗ	PA2	I/O	FT	-	TIM21_CH1, LCD_SEG1, TIM2_CH3, TSC_G1_IO3, USART2_TX, LPUART1_TX, COMP2_OUT	COMP2_INM, ADC_IN2
13	17	G3	26	L3	PA3	I/O	FT	-	TIM21_CH2, LCD_SEG2, TIM2_CH4, TSC_G1_IO4, USART2_RX, LPUART1_RX	COMP2_INP, ADC_IN3



Pin number										
LQFP48	LQFP64	TFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	18	C2	27	E3	VSS	S	-	-	-	-
-	19	D2	28	H3	VDD	S	-	-	-	-
14	20	H3	29	M3	PA4	I/O	тс	(1)	SPI1_NSS, TSC_G2_IO1, USART2_CK, TIM22_ETR	COMP1_INM, COMP2_INM, ADC_IN4, DAC_OUT1
15	21	F4	30	K4	PA5	I/O	тс	-	SPI1_SCK, TIM2_ETR, TSC_G2_IO2, TIM2_CH1	COMP1_INM, COMP2_INM, ADC_IN5, DAC_OUT2
16	22	G4	31	L4	PA6	I/O	FT	-	SPI1_MISO, LCD_SEG3, TIM3_CH1, TSC_G2_IO3, LPUART1_CTS, TIM22_CH1, EVENTOUT, COMP1_OUT	ADC_IN6
17	23	H4	32	M4	PA7	I/O	FT	-	SPI1_MOSI, LCD_SEG4, TIM3_CH2, TSC_G2_IO4, TIM22_CH2, EVENTOUT, COMP2_OUT	ADC_IN7
-	24	H5	33	K5	PC4	I/O	FT	-	EVENTOUT, LCD_SEG22, LPUART1_TX	ADC_IN14
-	25	H6	34	L5	PC5	I/O	FT	-	LCD_SEG23, LPUART1_RX, TSC_G3_IO1	ADC_IN15
18	26	F5	35	M5	PB0	I/O	FT	-	EVENTOUT, LCD_SEG5, TIM3_CH3, TSC_G3_IO2	LCD_VLCD3, ADC_IN8, VREF_OUT
19	27	G5	36	M6	PB1	I/O	FT	-	LCD_SEG6, TIM3_CH4, TSC_G3_IO3, LPUART1_RTS_DE	ADC_IN9, VREF_OUT
20	28	G6	37	L6	PB2	I/O	FT	-	LPTIM1_OUT, TSC_G3_IO4, I2C3_SMBA	LCD_VLCD1
-	-	-	38	M7	PE7	I/O	FT	-	LCD_SEG45, USART5_CK/USART5_ RTS	-
-	-	-	39	L7	PE8	I/O	FT	-	LCD_SEG46, USART4_TX	-
-	-	_	40	M8	PE9	I/O	FT	-	TIM2_CH1, LCD_SEG47, TIM2_ETR, USART4_RX	-



Table 16.	STM32L073	3xx pin	definition	(continued)
-----------	-----------	---------	------------	-------------

	Pi	n num	ber				_			
LQFP48	LQFP64	TFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	41	L8	PE10	I/O	FT	-	TIM2_CH2, LCD_SEG40, USART5_TX	-
-	-	-	42	M9	PE11	I/O	FT	-	TIM2_CH3, USART5_RX	LCD_VLCD2
-	-	-	43	L9	PE12	I/O	FT	-	TIM2_CH4, SPI1_NSS	LCD_VLCD3
-	-	-	44	M10	PE13	I/O	FT	-	LCD_SEG41, SPI1_SCK	-
-	-	-	45	M11	PE14	I/O	FT	-	LCD_SEG42, SPI1_MISO	-
-	-	-	46	M12	PE15	I/O	FT	-	LCD_SEG43, SPI1_MOSI	-
21	29	G7	47	L10	PB10	I/O	FT	-	LCD_SEG10, TIM2_CH3, TSC_SYNC, LPUART1_TX, SPI2_SCK, I2C2_SCL, LPUART1_RX	-
22	30	H7	48	L11	PB11	I/O	FT	-	EVENTOUT, LCD_SEG11, TIM2_CH4, TSC_G6_IO1, LPUART1_RX, I2C2_SDA, LPUART1_TX	-
23	31	D6	49	F12	VSS	S		-	-	-
24	32	E5	50	G12	VDD	S		-	-	-
25	33	H8	51	L12	PB12	I/O	FT	-	SPI2_NSS/I2S2_WS, LCD_SEG12, LPUART1_RTS_DE, TSC_G6_IO2, I2C2_SMBA, EVENTOUT	LCD_VLCD2
26	34	G8	52	K12	PB13	I/O	FTf	-	SPI2_SCK/I2S2_CK, LCD_SEG13, MCO, TSC_G6_IO3, LPUART1_CTS, I2C2_SCL, TIM21_CH1	-
27	35	F8	53	K11	PB14	I/O	FTf	-	SPI2_MISO/I2S2_MCK, LCD_SEG14, RTC_OUT, TSC_G6_IO4, LPUART1_RTS_DE, I2C2_SDA, TIM21_CH2	-
28	36	F7	54	K10	PB15	I/O	FT	-	SPI2_MOSI/I2S2_SD, LCD_SEG15, RTC_REFIN	-
-	-	-	55	K9	PD8	I/O	FT	-	LPUART1_TX, LCD_SEG28	-



	Pi	n num	ber				_			
LQFP48	LQFP64	TFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	56	K8	PD9	I/O	FT	-	LPUART1_RX, LCD_SEG29	-
-	-	-	57	J12	PD10	I/O	FT	-	LCD_SEG30	-
-	-	-	58	J11	PD11	I/O	FT	-	LPUART1_CTS, LCD_SEG31	-
-	-	-	59	J10	PD12	I/O	FT	-	LPUART1_RTS_DE, LCD_SEG32	-
-	-	-	60	H12	PD13	I/O	FT	-	LCD_SEG33	-
-	-	-	61	H11	PD14	I/O	FT	-	LCD_SEG34	-
-	-	-	62	H10	PD15	I/O	FT	-	USB_CRS_SYNC, LCD_SEG35	-
-	37	F6	63	E12	PC6	I/O	FT	-	TIM22_CH1, LCD_SEG24, TIM3_CH1, TSC_G8_IO1	-
-	38	E7	64	E11	PC7	I/O	FT	-	TIM22_CH2, LCD_SEG25, TIM3_CH2, TSC_G8_IO2	-
-	39	E8	65	E10	PC8	I/O	FT	-	TIM22_ETR, LCD_SEG26, TIM3_CH3, TSC_G8_IO3	-
-	40	D8	66	D12	PC9	I/O	FTf	-	TIM21_ETR, LCD_SEG27, USB_OE/TIM3_CH4, TSC_G8_IO4, I2C3_SDA	-
29	41	D7	67	D11	PA8	I/O	FTf	-	MCO, LCD_COM0, USB_CRS_SYNC, EVENTOUT, USART1_CK, I2C3_SCL	-
30	42	C7	68	D10	PA9	I/O	FTf	-	MCO, LCD_COM1, TSC_G4_IO1, USART1_TX, I2C1_SCL, I2C3_SMBA	-
31	43	C6	69	C12	PA10	I/O	FTf	-	LCD_COM2, TSC_G4_IO2, USART1_RX, I2C1_SDA	-
32	44	C8	70	B12	PA11	I/O	FT	(2)	SPI1_MISO, EVENTOUT, TSC_G4_IO3, USART1_CTS, COMP1_OUT	USB_DM



	Pi	n num	ber				-			
LQFP48	LQFP64	TFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
33	45	B8	71	A12	PA12	I/O	FT	(2)	SPI1_MOSI, EVENTOUT, TSC_G4_IO4, USART1_RTS_DE, COMP2_OUT	USB_DP
34	46	A8	72	A11	PA13	I/O	FT	-	SWDIO, USB_OE, LPUART1_RX	-
-	-	-	73	C11	VDD	S		-	-	-
35	47	D5	74	F11	VSS	S		-	-	-
36	48	E6	75	G11	VDD_USB	S		-	-	-
37	49	A7	76	A10	PA14	I/O	FT	-	SWCLK, USART2_TX, LPUART1_TX	-
38	50	A6	77	A9	PA15	I/O	FT	-	SPI1_NSS, LCD_SEG17, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1, USART4_RTS_DE	-
-	51	B7	78	B11	PC10	I/O	FT	-	LPUART1_TX, LCD_COM4/LCD_SEG28/ LCD_SEG48, USART4_TX	-
-	52	B6	79	C10	PC11	I/O	FT	-	LPUART1_RX, LCD_COM5/LCD_SEG29/ LCD_SEG49, USART4_RX	-
-	53	C5	80	B10	PC12	I/O	FT	-	LCD_COM6/LCD_SEG30/ LCD_SEG50, USART5_TX, USART4_CK	-
-	-	-	81	C9	PD0	I/O	FT	-	TIM21_CH1, SPI2_NSS/I2S2_WS	-
-	-	-	82	B9	PD1	I/O	FT	-	SPI2_SCK/I2S2_CK	-
-	54	В5	83	C8	PD2	I/O	FT	-	LPUART1_RTS_DE, LCD_COM7/LCD_SEG31/ LCD_SEG51, TIM3_ETR, USART5_RX	-
-	-	-	84	B8	PD3	I/O	FT	-	USART2_CTS, LCD_SEG44, SPI2_MISO/I2S2_MCK	-



Table 16. STM32L0732	x pin definition	(continued)
----------------------	------------------	-------------

	Pi	n num	ber				_			
LQFP48	LQFP64	TFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	85	B7	PD4	I/O	FT	-	USART2_RTS_DE, SPI2_MOSI/I2S2_SD	-
-	-	-	86	A6	PD5	I/O	FT	-	USART2_TX	-
-	-	-	87	B6	PD6	I/O	FT	-	USART2_RX	-
-	-	-	88	A5	PD7	I/O	FT	-	USART2_CK, TIM21_CH2	-
39	55	A5	89	A8	PB3	I/O	FT	-	SPI1_SCK, LCD_SEG7, TIM2_CH2, TSC_G5_IO1, EVENTOUT, USART1_RTS_DE, USART5_TX	COMP2_INM
40	56	A4	90	A7	PB4	I/O	FTf	-	SPI1_MISO, LCD_SEG8, TIM3_CH1, TSC_G5_IO2, TIM22_CH1, USART1_CTS, USART5_RX, I2C3_SDA	COMP2_INP
41	57	C4	91	C5	PB5	I/O	FT	-	SPI1_MOSI, LCD_SEG9, LPTIM1_IN1, I2C1_SMBA, TIM3_CH2/TIM22_CH2, USART1_CK, USART5_CK/USART5_ RTS	COMP2_INP
42	58	D3	92	В5	PB6	I/O	FTf	-	USART1_TX, I2C1_SCL, LPTIM1_ETR, TSC_G5_IO3	COMP2_INP
43	59	C3	93	B4	PB7	I/O	FTf	-	USART1_RX, I2C1_SDA, LPTIM1_IN2, TSC_G5_IO4, USART4_CTS	COMP2_INP, PVD_IN
44	60	B4	94	A4	BOOT0	Ι		-	-	-
45	61	B3	95	A3	PB8	I/O	FTf	-	LCD_SEG16, TSC_SYNC, I2C1_SCL	-
46	62	A3	96	В3	PB9	I/O	FTf	-	LCD_COM3, EVENTOUT, I2C1_SDA, SPI2_NSS/I2S2_WS	-
-	-	-	97	C3	PE0	I/O	FT	-	LCD_SEG36, EVENTOUT	-
-	-	-	98	A2	PE1	I/O	FT	-	LCD_SEG37, EVENTOUT	-



	Pi	n num	ber							
LQFP48	LQFP64	TFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
47	63	D4	99	D3	VSS	S	-	-	-	-
48	64	E4	100	C4	VDD	S	-	-	-	-

Table 16. STM32L073xx pin definition (continued)

1. PA4 offers a reduced touch sensing sensitivity. It is thus recommended to use it as sampling capacitor I/O.

2. These pins are powered by VDD_USB. For all characteristics that refer to V_{DD} , V_{DD_USB} must be used instead.



	AF7	I2C3/LPUART1/C OMP1/2/ TIM3	COMP1_OUT	I	COMP2_OUT	ı	ı	ı	COMP1_OUT	COMP2_OUT	I2C3_SCL	I2C3_SMBA	ı	COMP1_OUT	COMP2_OUT	ı	I	ı
	AF6	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/E VENTOUT	USART4_TX	USART4_RX	LPUART1_TX	LPUART1_RX	I	I	EVENTOUT	EVENTOUT	I	I2C1_SCL	I2C1_SDA	I	ı	LPUART1_RX	LPUART1_TX	USART4_RTS_D E
	AF5	SPI2/I2S2/I2C2/U SART1/ TIM2/21/22	TIM2_ETR	TIM21_ETR	ı	-	TIM22_ETR	TIM2_CH1	TIM22_CH1	TIM22_CH2		ı	-	ı	·	ı	-	TIM2_CH1
tions port A	AF4	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	USART2_CTS	USART2_RTS_D E	USART2_TX	USART2_RX	USART2_CK		LPUART1_CTS	-	USART1_CK	USART1_TX	USART1_RX	USART1_CTS	USART1_RTS_ DE	I	USART2_TX	USART2_RX
Table 17. Alternate functions port A	AF3	I2C1/TSC/ EVENTOUT	TSC_G1_I01	TSC_61_102	TSC_G1_103	TSC_G1_104	TSC_G2_101	TSC_G2_102	TSC_G2_103	TSC_G2_104	EVENTOUT	TSC_G4_101	TSC_G4_102	TSC_G4_103	TSC_64_104	I	I	EVENTOUT
Table 17.	AF2	SPI1/SPI2/I2S2/L PUART1/ USART5/USB/LP TIM1/TIM2/3/EVE NTOUT/ SYS_AF	TIM2_CH1	TIM2_CH2	TIM2_CH3	TIM2_CH4	I	TIM2_ETR	TIM3_CH1	TIM3_CH2	USB_CRS_ SYNC	I	I	EVENTOUT	EVENTOUT	USB_OE	I	TIM2_ETR
	AF1	SP11/SP12/12S2/12 C1/LCD/ TIM2/21	I	LCD_SEG0	LCD_SEG1	LCD_SEG2	I	I	LCD_SEG3	LCD_SEG4	LCD_COM0	LCD_COM1	LCD_COM2	I	I	I	I	LCD_SEG17
	AF0	SP11/SP12/1222/U SART1/2/ LPUART1/USB/L PTIM1/TSC/ TIM2/21/22/ EVENTOUT/ SYS_AF	I	EVENTOUT	TIM21_CH1	TIM21_CH2	SPI1_NSS	SPI1_SCK	SPI1_MISO	SPI1_MOSI	MCO	MCO	ı	SPI1_MISO	SPI1_MOSI	SWDIO	SWCLK	SPI1_NSS
		Port	PA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7	DA8	PA9	PA10	PA11	PA12	PA13	PA14	PA15
											A hoq							



50/137

	AF7	I2C3/LPUART1/ COMP1/2/ TIM3	ı	I	2C3_SMBA	I	2C3_SDA	I	I	ı	ı	ı	LPUART1_RX	LPUART1_TX		ı	ı	
	9				12	5_TX		5_CK/ _RTS_D		4_CTS			_		rout	CH1	CH2	
	AF6	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT	1	I	I	USART5_TX	USART5_RX	USART5_CK/ USART5_RTS_D E	I	USART4_CTS	I	1	I2C2_SCL	I2C2_SDA	EVENTOUT	TIM21_CH1	TIM21_CH2	1
	AF5	SPI2/12S2/12C2/ USART1/ TIM2/21/22	ı	I	ı	USART1_RTS_DE	USART1_CTS	USART1_CK	I	I	I	SPI2_NSS/ I2S2_WS	SPI2_SCK	I	I2C2_SMBA	I2C2_SCL	I2C2_SDA	
Table 18. Alternate functions port B	AF4	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	-	LPUART1_RTS_DE	I	EVENTOUT	TIM22_CH1	TIM3_CH2/ TIM22_CH2	I	I	I2C1_SCL	I2C1_SDA	LPUART1_TX	LPUART1_RX		LPUART1_CTS	LPUART1_RTS_DE	
8. Alternate	AF3	I2C1/TSC/ EVENTOUT	TSC_G3_102	TSC_G3_103	TSC_G3_I04	TSC_G5_101	TSC_G5_102	I2C1_SMBA	TSC_G5_103	TSC_G5_104	TSC_SYNC	I	TSC_SYNC	TSC_G6_I01	TSC_G6_I02	TSC_G6_I03	TSC_G6_104	
Table 1	AF2	SPI1/SPI2/I2S2/ LPUART1/ USART5/USB/L PTIM1/TIM2/3/E VENTOUT/ SYS_AF	TIM3_CH3	TIM3_CH4	LPTIM1_OUT	TIM2_CH2	TIM3_CH1	LPTIM1_IN1	LPTIM1_ETR	LPTIM1_IN2	1	EVENTOUT	TIM2_CH3	TIM2_CH4	LPUART1_RTS_ DE	MCO	RTC_OUT	RTC_REFIN
	AF1	SPI1/SPI2/I2S2/I 2C1/LCD/ TIM2/21	LCD_SEG5	PDES_DDEG6	ı	LCD_SEG7	LCD_SEG8	LCD_SEG9	I2C1_SCL	I2C1_SDA	LCD_SEG16	LCD_COM3	LCD_SEG10	LCD_SEG11	LCD_SEG12	LCD_SEG13	LCD_SEG14	LCD_SEG15
	AFO	SPI1/SPI2/I2S2/ USART1/2/ LPUART1/USB/ LPTIM1/TSC/ TIM2/21/22/ EVENTOUT/ SYS_AF	EVENTOUT	ı	ı	SPI1_SCK	SPI1_MISO	SPI1_MOSI	USART1_TX	USART1_RX	ı		1	EVENTOUT	SPI2_NSS/I2S2_WS	SPI2_SCK/I2S2_CK	SPI2_MISO/ I2S2_MCK	SPI2_MOSI/ I2S2_SD
		Port	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	ort B	ъ РВ9	PB10	PB11	PB12	PB13	PB14	PB15

Pin descriptions

57

		T1/																
	AF7	I2C3/LPUART1/ COMP1/2/ TIM3	I2C3_SCL	I2C3_SDA								I2C3_SDA						
	AF6	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/E VENTOUT	LPUART1_RX	LPUART1_TX									USART4_TX	USART4_RX	USART4_CK			
	AF5	SPI2/12S2 /12C2/ USART1/ TIM2/21/22																
is port C	AF4	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT																
nate function	AF3	I2C1/TSC/ EVENTOUT	TSC_G7_101	TSC_67_102	TSC_67_103	TSC_G7_I04		TSC_G3_101	TSC_G8_101	TSC_G8_IO2	TSC_G8_103	TSC_G8_104						
Table 19. Alternate functions port C	AF2	SP11/SP12/12S2/ LPUART1/ USART5/USB/ LPTIM1/TIM2/3 /EVENTOUT/SYS_AF	EVENTOUT	EVENTOUT	SPI2_MISO/ I2S2_MCK	SPI2_MOSI/ I2S2_SD	LPUART1_TX	LPUART1_RX	TIM3_CH1	TIM3_CH2	TIM3_CH3	USB_OE/TIM3_CH4			USART5_TX			
	AF1	SPI1/SPI2/I2S2/I2C1/ LCD/ TIM2/21	LCD_SEG18	LCD_SEG19	LCD_SEG20	LCD_SEG21	LCD_SEG22	LCD_SEG23	LCD_SEG24	LCD_SEG25	LCD_SEG26	LCD_SEG27	LCD_COM4/LCD_SEG 28/LCD_SEG48	LCD_COM5/LCD_SEG 29/LCD_SEG49	LCD_COM6/LCD_SEG 30/LCD_SEG50			
	AF0	SPI1/SPI2/I2S2/ USART1/2/ LPUART1/USB/ LPTIM1/TSC/ TIM2/21/22/ EVENTOUT/ SYS_AF	LPTIM1_IN1	LPTIM1_OUT	LPTIM1_IN2	LPTIM1_ETR	EVENTOUT		TIM22_CH1	TIM22_CH2	TIM22_ETR	TIM21_ETR	LPUART1_TX	LPUART1_RX			-	
		Port	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15
		<u>د</u>								С	Port			•	•			
52/	137					D	loci	0027	7096	Re	v 2							

Pin descriptions



ſ		tt1/ M3																
	AF7	I2C3/LPUART1/ COMP1/2/TIM3	-	-			·	,		-	-	-	-		ı	,	-	
	AF6	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/E VENTOUT	ı	-	USART5_RX	-	ı	ı	1	-	-	-	-	'	ı	1	-	
	AF5	SP12/1252 /1262/ USART1/ TIM2/21/22	-	1			ı	ī	ı	-	-	-	T	ı	ı	ı	-	-
	AF4	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	-	-	-	-	ı	ı	ı	-	-	-	-		ı	ı	-	-
	AF3	I2C1/TSC/ EVENTOUT		-	Ţ	I	ı		I	-	-	I	I	I	ı	ı		-
I able zu. A	AF2	SPI1/SPI2/I2S2/ LPUART1/ USART5/USB/ LPTIM1/TIM2/3 /EVENTOUT/ SYS_AF	ı	I	TIM3_ETR	SPI2_MISO/ I2S2_MCK	I	I	ı	I	ı	I	I	I	ı	I	I	-
-	AF1	SPI1/SPI2/I2S2/I2C1/ LCD/TIM2/21	SPI2_NSS/I2S2_WS	SPI2_SCK/I2S2_CK	LCD_SEG51 LCD_SEG31/ LCD_SEG51/	LCD_SEG44	SPI2_MOSI/I2S2_SD	ı	ı	TIM21_CH2	LCD_SEG28	LCD_SEG29	LCD_SEG30	LCD_SEG31	LCD_SEG32	LCD_SEG33	LCD_SEG34	LCD_SEG35
	AFO	SPI1/SPI2/I2S2/ USART1/2/ LPUART1/USB/ LPTIM1/TSC/ TIM2/21/22/ EVENTOUT/ SYS_AF	TIM21_CH1	1	LPUART1_RTS_ DE	USART2_CTS	USART2_RTS_D E	USART2_TX	USART2_RX	USART2_CK	LPUART1_TX	LPUART1_RX	1	LPUART1_CTS	LPUART1_RTS_ DE	ı		USB_CRS_SYNC
	_	Port	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	PD8	PD9	PD10	PD11	PD12	PD13	PD14	PD15
									٩D	Por								



53/137

STM32L073xx

AF0 AF1 SP11/SP12/I2S2/I2S2/I2S2/I2S2/I2S2/I2S2/I2S2/I2	[
Table 21. Alternate functions port E AF0 AF1 AF2 AF3 AF4 AF5 SPI(SPI2IS2) SPI(SPI2IS2) USART1/2 USART1/2 USART1/2 USART1/2 USART1/2 USART1/2 USART1/2 USART1/2 USART1/2 USART1/2 EVENTOUT EVENTOUT USA1 EVENTOUT USA1 AF4 AF5 SYS_A TIM22/2H UN22/2H UN22/2H USA2/2H USA2/2H USA2/2H EVENTOUT<		AF7	I2C3/LPUART1/ COMP1/2/TIM3	ı	ı	I	I	ı		I	·	ı	I	ı	ı	I	I	I	I
Table 21. Alternate functions port E AF0 AF1 AF2 AF3 AF4 PN1/SP12/252/ UBART1/27 PN1/SP12/252/ UBART1/27 SP11/SP12/252/ LPUART1 AF2 AF3 AF4 SP11/SP12/252/ UBART1/27 SP11/SP12/252/ LUART1 SP11/SP12/252/ LPUART1 SP11/SP12/252/ LPUART1 SP11/SP12/252/ LPUART1 AF4 A SP11/SP12/252/ LPTIM/T5C/ TM22/27 SP11/SP12/252/ LPUART1 SP11/SP12/252/ LPUART1 SP11/SP12/252/ LPUART1 AF4 A SYS_AF SP11/SP12/252/ LPTIM/T7C/ SYS_AF SP11/SP12/252/ LPUART1 SP11/SP12/252/ LPUART1 AF4 A SYS_AF LUD_SEG36 TIM3_CH1 L C C C SYS_AF TIM3_CH1 LUD_SEG37 TIM3_CH1 C C C SYS_AF TIM2_CH1 LUD_SEG38 TIM3_CH1 C C C STM2_CH1 LUD_SEG46 TIM3_CH2 C C C C C C STM2_CH1 LUD_SEG46 TIM3_CH2 C C C C C		AF6	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT	-	ı	1	ı	ı	I	1	USART5_CK/U SART5_RTS_D E	USART4_TX	USART4_RX	USART5_TX	USART5_RX	ı	1	ı	'
AF0 AF1 A SP11/SP12/I2S2/ USART1/2/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ SYS_AF AF1 A SP11/SP12/I2S2/ LPUART1/USB/ SYS_AF SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A E0 - - LCD_SEG36 EVE E1 - LCD_SEG37 EVE E1 - LCD_SEG37 EVE E3 TIM22_CH2 - TIM E6 TIM21_CH2 - TIM E6 TIM21_CH2 - TIM E7 - LCD_SEG39 TIM E8 - LCD_SEG46 TIM E1 - LCD_SEG46 TIM E1 TIM2_CH2 - TIM E1 TIM2_CH2 - TIM E1 TIM2_CH2 - TIM E1 TIM2_CH2 - SP1 E1 - <th></th> <th>AF5</th> <th>SP12/1252 /12C2/ USART1/ TIM2/21/22</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>·</th> <th>·</th> <th>ı</th> <th></th> <th></th> <th></th> <th></th> <th>·</th> <th></th> <th></th>		AF5	SP12/1252 /12C2/ USART1/ TIM2/21/22							·	·	ı					·		
AF0 AF1 A SP11/SP12/I2S2/ USART1/2/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ SYS_AF AF1 A SP11/SP12/I2S2/ LPUART1/USB/ SYS_AF SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A E0 - - LCD_SEG36 EVE E1 - LCD_SEG37 EVE E1 - LCD_SEG37 EVE E3 TIM22_CH2 - TIM E6 TIM21_CH2 - TIM E6 TIM21_CH2 - TIM E7 - LCD_SEG39 TIM E8 - LCD_SEG46 TIM E1 - LCD_SEG46 TIM E1 TIM2_CH2 - TIM E1 TIM2_CH2 - TIM E1 TIM2_CH2 - TIM E1 TIM2_CH2 - SP1 E1 - <th>ctions port E</th> <th>AF4</th> <th>I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT</th> <th>I</th> <th>ı</th> <th>I</th> <th>1</th> <th>I</th> <th>-</th> <th>I</th> <th></th> <th>I</th> <th>I</th> <th>I</th> <th>I</th> <th>I</th> <th>I</th> <th>I</th> <th></th>	ctions port E	AF4	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	I	ı	I	1	I	-	I		I	I	I	I	I	I	I	
AF0 AF1 A SP11/SP12/I2S2/ USART1/2/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ SYS_AF AF1 A SP11/SP12/I2S2/ LPUART1/USB/ SYS_AF SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A SP11/SP12/I2S2/ LPUART1/USB/ A E0 - - LCD_SEG36 EVE E1 - LCD_SEG37 EVE E1 - LCD_SEG37 EVE E3 TIM22_CH2 - TIM E6 TIM21_CH2 - TIM E6 TIM21_CH2 - TIM E7 - LCD_SEG39 TIM E8 - LCD_SEG46 TIM E1 - LCD_SEG46 TIM E1 TIM2_CH2 - TIM E1 TIM2_CH2 - TIM E1 TIM2_CH2 - TIM E1 TIM2_CH2 - SP1 E1 - <th>Alternate fun</th> <th>AF3</th> <th>I2C1/TSC/ EVENTOUT</th> <th>•</th> <th></th> <th>·</th> <th>I</th> <th>-</th> <th>-</th> <th>-</th> <th>-</th> <th>I</th> <th>-</th> <th></th> <th></th> <th>-</th> <th>-</th> <th>I</th> <th></th>	Alternate fun	AF3	I2C1/TSC/ EVENTOUT	•		·	I	-	-	-	-	I	-			-	-	I	
AF0 SP11/SP12/252/ USART1/2/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/USB/ LPUART1/2/ LPUART2/	Table 21.	AF2	SPI1/SPI2/I2S2/ LPUART1/ USART5/USB/ LPTIM1/TIM2/3 /EVENTOUT/ SYS_AF	EVENTOUT	EVENTOUT	TIM3_ETR	TIM3_CH1	TIM3_CH2	TIM3_CH3	TIM3_CH4	-	I	TIM2_ETR	I	I	SPI1_NSS	SPI1_SCK	SPI1_MISO	SPI1_MOSI
		AF1	SP11/SP12/12S2/12C1 /LCD/TIM2/21	LCD_SEG36	LCD_SEG37	LCD_SEG38	LCD_SEG39	I	-	I	LCD_SEG45	LCD_SEG46	LCD_SEG47	LCD_SEG40	I	I	LCD_SEG41	LCD_SEG42	LCD_SEG43
Opt Dot PE0 PE0 PE1 PE3 PE3 PE3 PE13 PE14 PE14 PE14		AF0	SPI1/SPI2/2S2/ USART1/2/ LPUART1/USB/ LPTIM1/TSC/ TIM2/21/22/ EVENTOUT/ SYS_AF	ı	ı	I	TIM22_CH1	TIM22_CH2	TIM21_CH1	TIM21_CH2	ı	I	TIM2_CH1	TIM2_CH2	TIM2_CH3	TIM2_CH4	I	I	
Port E			Port	PEO	PE1	PE2	PE3	PE4	PE5	PE6			PE9	PE10	PE11	PE12	PE13	PE14	PE15

Pin descriptions




	AF7	12C3/ LPUART1/ COMP1/2/ TIM3	,	ı	1	ı	
	AF6	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT	ı	ı	ı	'	
	AF5	SPI2/I2S2/I2C2/ USART1/ TIM2/21/22	ı	I	ı	'	
s port H	AF4	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	,	ı	ı	ı	
Table 22. Alternate functions port H	AF3	I2C1/TSC/ EVENTOUT	I	I	I	ı	
Table 22. Alte	AF2	SPI1/SPI2/I2S2/ LPUART1/ USART5/USB/ LPTIM1/TIM2/3/ EVENTOUT/ SYS_AF	ı	I	I	ı	
	AF1	SP11/SP12/12S2 /12C1/LCD/TIM2/21	ı	-	ı		
	AFO	SPI1/SPI2/ I2S2/USART1/2/ LPUART1/USB/ LPTIM1/TSC/ TIM2/21/22/ EVENTOUT/ SYS_AF	USB_CRS_SYNC	ı	ı	ı	
		Port	онд	PH1	6Hd	PH10	
		_	Port H				

55/137

DocID027096 Rev 2

57

5 Memory mapping



1. Refer to the STM32L073xx reference manual for details on the Flash memory organization for each memory size.



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to $\mathsf{V}_{SS}.$

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.65 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 9*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 10*.





6.1.6 Power supply scheme




Figure 11. Power supply scheme



6.1.7 Optional LCD power supply scheme




Figure 12. Optional LCD power supply scheme

1. Option 1: LCD power supply is provided by a dedicated VLCD supply source, VSEL switch is open.

2. Option 2: LCD power supply is provided by the internal step-up converter, VSEL switch is closed, an external capacitance is needed for correct behavior of this converter.

6.1.8 Current consumption measurement




Figure 13. Current consumption measurement scheme



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 23: Voltage characteristics*, *Table 24: Current characteristics*, and *Table 25: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Definition	Min	Мах	Unit	
V _{DD} -V _{SS}	External main supply voltage (including V _{DDA} , V _{DD_USB} , V _{DD}) ⁽¹⁾ -0.3 4.0		4.0		
	Input voltage on FT and FTf pins	$V_{SS} - 0.3$	V _{DD} +4.0		
V _{IN} ⁽²⁾	Input voltage on TC pins	V _{SS} -0.3	4.0	V	
VIN'-'	Input voltage on BOOT0	V _{SS}	V _{DD} + 4.0		
	Input voltage on any other pin	V _{SS} – 0.3	4.0]	
$ \Delta V_{DD} $	Variations between different V _{DDx} power pins	-	50		
V _{DDA} -V _{DDx}	Variations between any V_{DDx} and V_{DDA} power pins^{(3)}	-	300	mV	
ΔV _{SS}	Variations between all different ground pins including V _{REF-} pin	- 50			
V _{REF+} –V _{DDA}	Allowed voltage difference for $V_{REF^+} > V_{DDA}$	-	0.4	V	
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3.11			

Table 23.	Voltage	characteristics
-----------	---------	-----------------

1. All main power ($V_{DD}, V_{DD}, U_{SB}, V_{DDA}$) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to *Table 24* for maximum allowed injected current values.

 It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and device operation. V_{DD_USB} is independent from V_{DD} and V_{DDA}: its value does not need to respect this rule.



Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all V_{DD} power lines (source) ⁽¹⁾	105	
$\Sigma I_{VSS}^{(2)}$	Total current out of sum of all V_{SS} ground lines (sink) ⁽¹⁾	105	
ΣI_{VDD_USB}	Total current into V _{DD_USB} power lines (source)	25	
I _{VDD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each V_{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FTf pins	16	
I _{IO}	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin	-16	mA
	Total output current sunk by sum of all IOs and control pins except PA11 and PA12 ⁽²⁾	90	
ΣΙ _{ΙΟ(ΡΙΝ)}	Total output current sunk by PA11 and PA12	25	
	Total output current sourced by sum of all IOs and control $pins^{(2)}$	-90	
1	Injected current on FT, FFf, RST and B pins	-5/+0 ⁽³⁾	1
Injected current on TC pin		± 5 ⁽⁴⁾	1
ΣΙ _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25	1

Table 24. Current characteristics

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

 This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

 Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 23* for maximum allowed input voltage values.

A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 23: Voltage characteristics* for the maximum allowed input voltage values.

5. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C

Table 25. Thermal characteristics



6.3 Operating conditions

6.3.1 General operating conditions

Table 26. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	32		
f _{PCLK1}	Internal APB1 clock frequency	-	0	32	MHz	
f _{PCLK2}	Internal APB2 clock frequency	-	0	32		
		BOR detector disabled	1.65	3.6		
V _{DD}	Standard operating voltage	BOR detector enabled, at power on	1.8	3.6	V V V V V	
		BOR detector disabled, after power on	1.65	3.6		
V _{DDA}	Analog operating voltage (DAC not used)	Must be the same voltage as $V_{\text{DD}}^{(1)}$	1.65	3.6	V	
V _{DDA}	Analog operating voltage (all features)	Must be the same voltage as $V_{\text{DD}}^{(1)}$	1.8	3.6	V	
V _{DD_US}	Standard operating voltage, USB	USB peripheral used	3.0	3.6	V	
B	domain ⁽²⁾	USB peripheral not used	1.65	3.6	V	
	Input voltage on FT, FTf and RST pins ⁽³⁾	$2.0 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-0.3	5.5	V	
V	input voltage on FT, FTT and KST pins.	$1.65 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.0 \text{ V}$	-0.3	5.2		
V _{IN}	Input voltage on BOOT0 pin	-	0	5.5	V	
	Input voltage on TC pin	-	-0.3	V _{DD} +0.3		
		UFBGA100 package	-	351		
		LQFP100 package	-	488		
	Power dissipation at $T_A = 85 \degree C$ (range 6) or $T_A = 105 \degree C$ (range 7) ⁽⁴⁾	TFBGA64 package	-	313		
		LQFP64 package	-	435		
Б		LQFP48 package	-	370	mW	
P _D		UFBGA100 package	-	88	11100	
		LQFP100 package	-	122		
	Power dissipation at $T_A = 125 \degree C$ (range 3) ⁽⁴⁾	TFBGA64 package	-	78		
		LQFP64 package	-	109		
		LQFP48 package	-	93		



Symbol	Parameter	Conditions	Min	Max	Unit
Та		Maximum power dissipation (range 6)	-40	85	
	Temperature range	Maximum power dissipation (range 7)	-40	105	
		Maximum power dissipation (range 3)	-40	125	°C
	Junction temperature range (range 6)	-40 °C \leq T _A \leq 85 °	-40	105	
ТJ	Junction temperature range (range 7)	-40 °C \leq T _A \leq 105 °C	-40	125	
	Junction temperature range (range 3)	-40 °C \leq T _A \leq 125 °C	-40	130	

 Table 26. General operating conditions (continued)

1. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and normal operation.

2. V_{DD_USB} must respect the following conditions:

- When V_{DD} is powered on (V_{DD} < V_{DD_min}), V_{DD_USB} should be always lower than V_{DD}.

- When V_{DD} is powered down (V_{DD} < V_{DD_min}), V_{DD_USB} should be always lower than V_{DD}.

- In operating mode, V_{DD_USB} could be lower or higher $V_{DD.}$

- If the USB is not used, V_{DD_USB} must range from V_{DD_min} to V_{DD_max} to be able to use PA11 and PA12 as standard I/Os.

3. To sustain a voltage higher than V_{DD} +0.3V, the internal pull-up/pull-down resistors must be disabled.

 If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see Table 89: Thermal characteristics on page 133).



6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 26*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V rice time rate	BOR detector enabled	0	-	∞	
+ (1)	V _{DD} rise time rate	BOR detector disabled	0	-	1000	
t _{VDD} ⁽¹⁾		BOR detector enabled	20	-	~	µs/V
	V _{DD} fall time rate	BOR detector disabled	0	-	1000	
т. (1)	Reset temporization	V _{DD} rising, BOR enabled	-	2	3.3	ma
T _{RSTTEMPO} ⁽¹⁾		V _{DD} rising, BOR disabled ⁽²⁾	0.4	0.7	1.6	ms
M	Power on/power down reset	Falling edge	1	1.5	1.65	
V _{POR/PDR}	threshold	Rising edge	1.3	1.5	1.65	
	Drown out react threshold 0	Falling edge	1.67	1.7	1.74	
V _{BOR0}	Brown-out reset threshold 0	Rising edge	1.69	1.76	1.8	
	Drawn aut react threaded 4	Falling edge	1.87	1.93	1.97	
V _{BOR1}	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07	_
	Drawn aut react threaded 2	Falling edge	2.22	2.30	2.35	
V _{BOR2} Brown-out reset threshold	Brown-out reset threshold 2	Rising edge	2.31	2.41	2.44	
N/	Drawn aut react threaded 2	Falling edge	2.45	2.55	2.6	
V _{BOR3}	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
N/	Drown out react threaded 4	Falling edge	2.68	2.8	2.85	
V _{BOR4}	Brown-out reset threshold 4	Rising edge	2.78	2.9	2.95	V
	Programmable voltage detector	Falling edge	1.8	1.85	1.88	V
V _{PVD0}	threshold 0	Rising edge	1.88	1.94	1.99	
	D)/D threehold (Falling edge	1.98	2.04	2.09	
V _{PVD1}	PVD threshold 1	Rising edge	2.08	2.14	2.18	
	D) (D three she she)	Falling edge	2.20	2.24	2.28	
V _{PVD2}	PVD threshold 2	Rising edge	2.28	2.34	2.38	
	D)/D threehold 2	Falling edge	2.39	2.44	2.48	
V _{PVD3}	PVD threshold 3	Rising edge	2.47	2.54	2.58	
	DVD throobold 4	Falling edge	2.57	2.64	2.69	
V _{PVD4}	PVD threshold 4	Rising edge	2.68	2.74	2.79	
M	DVD threehold 5	Falling edge	2.77	2.83	2.88	
V _{PVD5}	PVD threshold 5	Rising edge	2.87	2.94	2.99	

Table 27. Embedded reset and power control block characteristics
--



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{PVD6} PVE	PVD threshold 6	Falling edge	2.97	3.05	3.09	V
		Rising edge	3.08	3.15	3.20	
		BOR0 threshold	-	40	-	
V _{hyst}	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV

Table 27. Embedded reset and power control block characteristics (continued)

1. Guaranteed by characterization results.

2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

6.3.3 Embedded internal reference voltage

The parameters given in *Table 29* are based on characterization results, unless otherwise specified.

Table 28. Embedded internal reference voltage calibration values
--

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT out} ⁽²⁾	Internal reference voltage	– 40 °C < T _J < +125 °C	1.202	1.224	1.242	V
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms
V _{VREF_MEAS}	V _{DDA} and V _{REF+} voltage during V _{REFINT} factory measure	-	2.99	3	3.01	V
A _{VREF_MEAS}	Accuracy of factory-measured V_{REFINT} value ⁽³⁾	Including uncertainties due to ADC and V _{DDA} /V _{REF+} values	-	-	±5	mV
T _{Coeff} ⁽⁴⁾	Temperature coefficient	–40 °C < T _J < +125 °C	-	25	100	ppm/°C
A _{Coeff} ⁽⁴⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V _{DDCoeff} ⁽⁴⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V
T _{S_vrefint} ⁽⁴⁾⁽⁵⁾	ADC sampling time when reading the internal reference voltage	-	5	10	-	μs
T _{ADC_BUF} ⁽⁴⁾	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I _{BUF_ADC} ⁽⁴⁾	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μA
I _{VREF_OUT} ⁽⁴⁾	VREF_OUT output current ⁽⁶⁾	-	-	-	1	μA
C _{VREF_OUT} ⁽⁴⁾	VREF_OUT output load	-	-	-	50	pF

Table 29. Embedded internal reference voltage⁽¹⁾



			•	,		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{LPBUF} ⁽⁴⁾	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V _{REFINT_DIV1} ⁽⁴⁾	1/4 reference voltage	-	24	25	26	
V _{REFINT_DIV2} ⁽⁴⁾	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3} ⁽⁴⁾	3/4 reference voltage	-	74	75	76	

Table 29. Embedded internal reference voltage⁽¹⁾ (continued)

1. Refer to Table 41: Peripheral current consumption in Stop and Standby mode for the value of the internal reference current consumption (I_{REFINT}).

2. Guaranteed by test in production.

3. The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.

4. Guaranteed by design.

5. Shortest sampling time can be determined in the application by multiple iterations.

6. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 26: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled f_{APB1} = f_{APB2} = f_{APB}
- When PLL is on, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock applied to OSCI_IN input follows the characteristic specified in *Table 43: High-speed external user clock characteristics*
- For maximum current consumption $V_{DD} = V_{DDA} = 3.6$ V is applied to all supply pins
- For typical current consumption $V_{DD} = V_{DDA} = 3.0$ V is applied to all supply pins if not specified otherwise

The parameters given in *Table 51*, *Table 26* and *Table 27* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 26*.



Symbol	Parameter	Conditio	on	f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range3,	1	190	250	
			Vcore=1.2 V	2	345	380	μA
			VOS[1:0]=11	4	650	670	
		f _{HSE} = f _{HCLK} up to	Range2,	4	0,8	0,86	
		16MHz included, $f_{HSE} = f_{HCLK}/2$ above	Vcore=1.5 V	8	1,55	1,7	
	Supply current in Run	16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16	2,95	3,1	mA
			Range1, Vcore=1.8 V	8	1,9	2,1	
I _{DD} (Run				16	3,55	3,8	
from Flash memory)	mode code executed from Flash memory		VOS[1:0]=01	32	6,65	7,2	
memory)	nominasininemory		Range3, Vcore=1.2 V	0,065	39	130	μA
		MSI clock source		0,524	115	210	
			VOS[1:0]=11	4,2	700	770	
		HSI clock source	Range2, Vcore=1.5 V VOS[1:0]=10	16	2,9	3,2	m 4
		(16MHz)	Range1, Vcore=1.8 V VOS[1:0]=01	32	7,15	7,4	mA

Table 30. Current consumption in Run mode, code with data processing running fromFlash memory

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.


2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).


Table 31. Current consumption in Run mode vs code type, code with data processing running from Flash memory


Symbol	Parameter		Conditions				Unit
				Dhrystone		650	
from code 16 MHz included, f _H		HSE	CoreMark		655		
			Fibonacci	4 MHz	485	μA	
			while(1)		385		
	$f_{HSE} = f_{HCLK}$ up to 16 MHz included, f_{HSE}		while(1), 1WS, prefetch off		375		
Flash	executed from Flash	= f _{HCLK} /2 above 16 MHz (PLL on) ⁽¹⁾	Range 1,	Dhrystone		6,65	-
memory)	memory	omony		CoreMark		6,9	
		V _{CORE} =1.8 V,	Fibonacci	32 MHz	6,75	mA	
		VOS[1:0]=01	while(1)		5,8		
			while(1), prefetch off		5,5		


1. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).













Symbol	Parameter	Condition		f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range3,	1	175	230	
			Vcore=1.2 V	2	315	360	μA
			VOS[1:0]=11	4	570	630	
		f _{HSE} = f _{HCLK} up to	Range2,	4	0,71	0,78	
		16 MHz included, f _{HSE} = f _{HCLK} /2 above	Vcore=1.5 V	8	1,35	1,6	
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16	2,7	3	mA
			Range1,	8	1,7	1,9	
I _{DD} (Run	Supply current in Run mode code executed			Vcore=1.8 V	16	3,2	3,7
from RAM)	from RAM, Flash		VOS[1:0]=01	32	6,65	7,1	
	memory switched off		Range3, Vcore=1.2 V	0,065	38	98	
		MSI clock		0,524	105	160	μA
			VOS[1:0]=11	4,2	615	710	
		HSI clock source	Range2, Vcore=1.5 V VOS[1:0]=10	16	2,85	3	m 4
		(16 MHz)	Range1, Vcore=1.8 V VOS[1:0]=01	32	6,85	7,3	mA

Table 32. Current consumption in Run mode, code with data processing running from RAM

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 33. Current consumption in Run mode vs code type,code with data processing running from RAM⁽¹⁾

Symbol	Parameter		Conditions			Тур	Unit
				Dhrystone		570	
		rent in , code $f_{HSE} = f_{HCLK}$ up to rom 16 MHz included, h $f_{HSE} = f_{HCLK}/2$ above	VUSILUI-II	CoreMark	4 MHz	670	
	Supply current in			VOS[1:0]=11	Fibonacci		410
I _{DD} (Run from				while(1)		375	
RAM)	RAM, Flash memory switched			Dhrystone	32 MHz	6,65	
	off		Range 1,	CoreMark		6,95	
		V _{CORE} =1.8 V, VOS[1:0]=01	Fibonacci		5,9	mA	
				while(1)		5,2	

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



Symbol	Parameter	Condition	-	f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range3,	1	43,5	110	
			Vcore=1.2 V	2	72	140	
			VOS[1:0]=11	4	130	200	
		f _{HSE} = f _{HCLK} up to	Range2,	4	160	220	
		16 MHz included, f _{HSE} = f _{HCLK} /2 above	Vcore=1.5 V	8	305	380	
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16	590	690	
		Range1,	8	370	460		
	Supply current in		Vcore=1.8 V	16	715	840	
Sleep mode, Flash memory switched		VOS[1:0]=01	32	1650	2000		
	OFF		Range3,	0,065	18	93	
		MSI clock	Vcore=1.2 V	0,524	31,5	110	
	Inn		VOS[1:0]=11	4,2	140	230	
		HSI clock source (16 MHz)	Range2, Vcore=1.5 V VOS[1:0]=10	16	665	850	
I _{DD}			Range1, Vcore=1.8 V VOS[1:0]=01	32	1750	2100	
(Sleep)			Range3, Vcore=1.2 V VOS[1:0]=11	1	57,5	130	μΑ
				2	84	160	
				4	150	220	
		f _{HSE} = f _{HCLK} up to	Range2,	4	170	240	
		16MHz included, f _{HSE} = f _{HCLK} /2 above	Vcore=1.5 V	8	315	400	
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16	605	710	
			Range1,	8	380	470	
	Supply current in		Vcore=1.8 V	16	730	860	
	Sleep mode, Flash memory switched		VOS[1:0]=01	32	1650	2000	
	ON		Range3,	0,065	29,5	110	
		MSI clock	Vcore=1.2 V	0,524	44,5	120	
			VOS[1:0]=11	4,2	150	240	
		HSI clock source	Range2, Vcore=1.5 V VOS[1:0]=10	16	680	930	
		(16MHz)	Range1, Vcore=1.8 V VOS[1:0]=01	32	1750	2200	

Table 34. Current consumption in Sleep mode

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



Symbol	Parameter		Condition					Unit
				$T_A = -40$ to 25°C		9,45	12	
			MSI clock = 65 kHz,	T _A = 85°C	0,032	14	58	
			f _{HCLK} = 32 kHz	T _A = 105°C	0,032	21	64	
				T _A = 125°C		36,5	160	
		All peripherals		$T_A = -40$ to $25^{\circ}C$		14,5	18	
		OFF, code executed from	MSI clock = 65 kHz,	T _A = 85°C	0,065	19,5	60	
	RAM, Flash	f _{HCLK} = 65kHz	T _A = 105°C	0,005	26	65		
	memory switched OFF, V _{DD} from		T _A = 125°C		42	160		
	1.65 to 3.6 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$		26,5	30		
			T _A = 55°C		27,5	60		
	Supply		MSI clock=131 kHz, f _{HCLK} = 131 kHz	T _A = 85°C	0,131	31	66	μΑ
				T _A = 105°C		37,5	77	
I _{DD}	current in			T _A = 125°C		53,5	170	
(LP Run)	Low-power run mode			$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0,032	24,5	34	
	i an mouo		MSI clock = 65 kHz,	T _A = 85°C		30	82	
			f _{HCLK} = 32 kHz	T _A = 105°C	0,002	38,5	90	
				T _A = 125°C		58	120	
		All peripherals		$T_A = -40 \text{ to } 25^{\circ}\text{C}$		30,5	40	
		OFF, code	MSI clock = 65 kHz,	T _A = 85°C	0,065	36,5	88	
		executed from Flash memory,	f _{HCLK} = 65 kHz	T _A = 105°C	0,000	45	96	
		VDD from 1.65 V to 3.6 V		T _A = 125°C		64,5	120	
		10 3.0 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$		45	56	
			MSI clock =	T _A = 55°C	0,131	48	96	
			131 kHz,	T _A = 85°C		51	110	
		f _{HCLK} = 131 kHz	T _A = 105°C		59,5	120		
			$T_A = 125^{\circ}C$		79,5	150		

	_				
Table 35.	Current o	consumption	in Low-p	ower run	mode

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.






Figure 16. I_{DD} vs V_{DD}, at T_A= 25 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS

Symbol	Parameter		Condition		Тур	Max (1)	Unit
			MSI clock = 65 kHz, f _{HCLK} = 32 kHz, Flash memory OFF	$T_{A} = -40$ to 25°C	4,7	-	
				$T_A = -40$ to $25^{\circ}C$	17	24	
			MSI clock = 65 kHz,	T _A = 85°C	19,5	30	
			f _{HCLK} = 32 kHz	T _A = 105°C	23	47	
	All parinharala		T _A = 125°C	32,5	70		
1	Supply current in	All peripherals OFF, code	MSI clock = 65 kHz, f _{HCLK} = 65 kHz	T_A = - 40 to 25°C	17	24	
I _{DD} (LP Sleep)	Low-power sleep mode	executed from Flash memory, V _{DD}		T _A = 85°C	20	31	μA
	mode	from 1.65 to 3.6 V		T _A = 105°C	23,5	47	
				T _A = 125°C	32,5	70	
				T_A = - 40 to 25°C	19,5	27	
				T _A = 55°C	20,5	28	
		MSI clock = 131kHz, f _{HCLK} = 131 kHz	T _A = 85°C	22,5	33		
			HOLK	T _A = 105°C	26	50	
				T _A = 125°C	35	73	

Table 36. Current consumption in Low-power sleep mode


1. Guaranteed by characterization results at 125 °C, unless otherwise specified.




Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit		
		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0,43	1,00			
		T _A = 55°C	0,735	2,50			
I _{DD} (Stop)	Supply current in Stop mode	T _A = 85°C	2,25	4,90	μA		
		T _A = 105°C	5,3	13,00			
		T _A = 125°C	12,5	28,00			

Table 37. Typical and maximum current consumptions in Stop mode

1. Guaranteed by characterization results at 125 $^\circ\text{C},$ unless otherwise specified.










Figure 18. I_{DD} vs V_{DD} , at T_A = 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks off

Table 38. Typical and maximum current consumptions in Standby mode
--

Symbol	Parameter	Conditi	ons	Тур	Max ⁽¹⁾	Unit
I _{DD} Supply current in			$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0,855	1,70	
			T _A = 55 °C	-	2,90	1
		Independent watchdog and LSI enabled	T _A = 85 °C	-	3,30	
			T _A = 105 °C	-	4,10	
	Supply current in Standby		T _A = 125 °C	-	8,50	
(Standby)	mode		T _A = − 40 to 25°C	0,29	0,60	μA
			T _A = 55 °C	0,32	1,20	1
		Independent watchdog and LSI off	T _A = 85 °C	0,5	2,30	
			T _A = 105 °C	0,94	3,00	
			T _A = 125 °C	2,6	7,00	

1. Guaranteed by characterization results at 125 °C, unless otherwise specified



Symbol	parameter	System frequency	Current consumption during wakeup	Unit
		HSI	1	
		HSI/4	0,7	
I _{DD} (Wakeup from Stop)	Supply current during Wakeup from Stop mode Reset pin pulled down	MSI clock = 4,2 MHz	0,7	
etep)		MSI clock = 1,05 MHz	0,4	
		MSI clock = 65 KHz	0,1	mA
I _{DD} (Reset)		-	0,21	110 (
I _{DD} (Power-up)	BOR on	-	0,23	
I _{DD} (Wakeup from	With Fast wakeup set	MSI clock = 2,1 MHz	0,5	
StandBy)	With Fast wakeup disabled	MSI clock = 2,1 MHz	0,12	

Table 39. Average current consumption during Wakeup



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on

Table 40. Peripheral current consumption in Run or Sleep mode⁽¹⁾

		Typical consumption, V _{DD} = 3.0 V, T _A = 25 °C				
Peripheral		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	CRS	2.5	2	2	2	
	DAC1/2	4	3.5	3	2.5	
	I2C1	11	9.5	7.5	9	
	I2C3	11	9	7	9	
	LCD1	4	3.5	3	2.5	
	LPTIM1	10	8.5	6.5	8	
	LPUART1	8	6.5	5.5	6	
	SPI2	9	4.5	3.5	4	µA/MHz
APB1	USB	8.5	4.5	4	4.5	(f _{HCLK})
	USART2	14.5	12	9.5	11	
	USART4	5	4	3	5	
	USART5	5	4	3	5	
	TIM2	10.5	8.5	7	9	
	TIM3	12	10	8	11	
	TIM6	3.5	3	2.5	2	
	TIM7	3.5	3	2.5	2	
	WWDG	3	2	2	2	





	40. Periphera	Typical consumption, V_{DD} = 3.0 V, T_A = 25 °C				
Peripheral		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	ADC1 ⁽²⁾	5.5	5	3.5	4	
	SPI1	4	3	3	2.5	
APB2	USART1	14.5	11.5	9.5	12	
	TIM21	7.5	6	5	5.5	µA/MHz
	TIM22	7	6	5	6	(f _{HCLK})
	FIREWALL	1.5	1	1	0.5	
	DBGMCU	1.5	1	1	0.5	
	SYSCFG	2.5	2	2	1.5	
Cortex-	GPIOA	3.5	3	2.5	2.5	
M0+ core	GPIOB	3.5	2.5	2	2.5	µA/MHz (f _{HCLK})
I/O port	GPIOC	8.5	6.5	5.5	7	(HOLK)
Cortex-	GPIOD	1	0.5	0.5	0.5	
M0+ core	GPIOE	8	6	5	6	µA/MHz (f _{HCLK})
I/O port	GPIOH	1.5	1	1	0.5	(Inclk)
	CRC	1.5	1	1	1	
	FLASH	0 ⁽³⁾	0 ⁽³⁾	0 ⁽³⁾	0 ⁽³⁾	
AHB	DMA1	10	8	6.5	8.5	
АПБ	RNG	5.5	1	0.5	0.5	µA/MHz
	TSC	3	2.5	2	3	(f _{HCLK})
All e	enabled	204	162	130	202	
F	WR	2.5	2	2	1	µA/MHz (f _{HCLK})

Table 40. Peripheral	current consump	otion in Run or	^r Sleep mode ⁽¹⁾	(continued)

 Data based on differential I_{DD} measurement between all peripherals off an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

2. HSI oscillator is off for this measure.

3. Current consumption is negligible and close to 0 μ A.



Symbol	Devinheral	Typical consum	ption, T _A = 25 °C	Unit
Symbol	Peripheral	V _{DD} =1.8 V	V _{DD} =3.0 V	– Unit
I _{DD(PVD / BOR)}	-	0.7	1.2	
I _{REFINT}	-	-	1.7	
-	LSE Low drive ⁽²⁾	0.11	0,13	
-	LSI	0.27	0.31	
-	IWDG	0.2	0.3	
-	LPTIM1, Input 100 Hz	0.01	0,01	μΑ
-	LPTIM1, Input 1 MHz	11	12	
-	LPUART1	-	0,5	
-	RTC	0.16	0,3	
-	LCD1 (static duty)	0.15	0.15	
-	LCD1 (1/8 duty)	1.6	2.6	μA

Table 41. Peri	pheral current consun	nption in Sto	p and Stand	ov mode ⁽¹⁾
	prioral ourroint concan		p una otana	<i>y</i>

1. LCD, LPTIM, LPUART peripherals can operate in Stop mode but not in Standby mode.

2. LSE Low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN and OSC32_OUT.-

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 26*.



Symbol	Parameter	Conditions	Тур	Мах	Unit
t _{WUSLEEP}	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	7	8	
t _{WUSLEEP_}	Wakeup from Low-power sleep mode,	f _{HCLK} = 262 kHz Flash memory enabled	7	8	Number of clock
LP	f _{HCLK} = 262 kHz	f _{HCLK} = 262 kHz Flash memory switched OFF	9	10	cycles
		f _{HCLK} = f _{MSI} = 4.2 MHz	5.0	8	
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{HSI} = 16 MHz	4.9	7]
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11]
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1	5.0	8	
	Wakeup from Stop mode, regulator in low- power mode	f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 2	5.0	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	5.0	8	
		f _{HCLK} = f _{MSI} = 2.1 MHz	7.3	13	-
t _{WUSTOP}		f _{HCLK} = f _{MSI} = 1.05 MHz	13	23	
		f _{HCLK} = f _{MSI} = 524 kHz	28	38	μs
		f _{HCLK} = f _{MSI} = 262 kHz	51	65	
		f _{HCLK} = f _{MSI} = 131 kHz	100	120	1
		f _{HCLK} = MSI = 65 kHz	190	260]
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11	
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
	Wakeup from Stop mode, regulator in low- power mode, code running from RAM	f _{HCLK} = f _{HSI} /4 = 4 MHz	7.9	10	
		f _{HCLK} = f _{MSI} = 4.2 MHz	4.7	8	
t	Wakeup from Standby mode FWU bit = 1	f _{HCLK} = MSI = 2.1 MHz	65	130	
^t wustdby	Wakeup from Standby mode FWU bit = 0	f _{HCLK} = MSI = 2.1 MHz	2.2	3	ms

Table 42. Low-power mode wakeup timings



6.3.6 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.The external clock signal has to respect the I/O characteristics in *Section 6.3.12*. However, the recommended clock input waveform is shown in *Figure 19*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f	f User external clock source		1	8	32	MHz
^f HSE_ext	frequency	CSS is off, PLL not used	0	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		$0.7V_{DD}$	-	V _{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage] [V_{SS}	-	$0.3V_{\text{DD}}$	v
t _{w(HSE)} t _{w(HSE)}	OSC_IN high or low time		12	-	-	ns
t _{r(HSE)} t _{f(HSE)}	OSC_IN rise or fall time	-	-	-	20	115
C _{in(HSE)}	OSC_IN input capacitance		-	2.6	-	pF
DuCy _(HSE)	Duty cycle		45	-	55	%
١ _L	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA

 Table 43. High-speed external user clock characteristics⁽¹⁾

1. Guaranteed by design.




Figure 19. High-speed external clock source AC timing diagram

DocID027096 Rev 2



Low-speed external user clock generated from an external source


The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 26*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		1	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	v
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	v
t _{w(LSE)} t _{w(LSE)}	OSC32_IN high or low time		465	-	-	ns
t _{r(LSE)} t _{f(LSE)}	OSC32_IN rise or fall time		-	-	10	115
C _{IN(LSE)}	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy _(LSE)	Duty cycle	-	45	-	55	%
١L	OSC32_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μA

Table 44. Low-speed external user clock characteristics⁽¹⁾

1. Guaranteed by design, not tested in production







High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 45. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{OSC_IN}	Oscillator frequency	-	1		25	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
G _m	Maximum critical crystal transconductance	Startup	-	-	700	μΑ /V
t _{SU(HSE)}	Startup time	V_{DD} is stabilized	-	2	-	ms

Table 45. HSE oscillator characteristics⁽¹⁾

1. Guaranteed by design.

Guaranteed by characterization results. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For CL1 and CL2, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see Figure 21). CL1 and CL2 are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{I 1} and C_{I 2}. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{I 1} and C_{I 2}. Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.





Figure 21. HSE oscillator circuit diagram



DocID027096 Rev 2



Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 46*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾	Min ⁽²⁾	Тур	Max	Unit
f _{LSE}	LSE oscillator frequency		-	32.768	-	kHz
		LSEDRV[1:0]=00 lower driving capability	-	-	0.5	
G _m	Maximum critical crystal	LSEDRV[1:0]= 01 medium low driving capability		-	0.75	uA/V
transconductance	LSEDRV[1:0] = 10 medium high driving capability	-	-	1.7	μΑνν	
		LSEDRV[1:0]=11 higher driving capability	-	-	2.7	
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	S

Table 46. LSE oscillator characteristics ⁽¹⁾


1. Guaranteed by design.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

3. Guaranteed by characterization results. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high- driver mode.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.





Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



6.3.7 Internal clock source characteristics

The parameters given in *Table 47* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 26*.

High-speed internal 16 MHz (HSI16) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI16 user-	Trimming code is not a multiple of 16	-	± 0.4	0.7	%
TRIM	trimmed resolution	Trimming code is a multiple of 16	-	-	± 1.5	%
		V _{DDA} = 3.0 V, T _A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
		V_{DDA} = 3.0 V, T_A = 0 to 55 °C	-1.5	-	1.5	%
ACC	Accuracy of the	V_{DDA} = 3.0 V, T_A = -10 to 70 °C	-2	-	2	%
ACC _{HSI16}	factory-calibrated HSI16 oscillator	V_{DDA} = 3.0 V, T_A = -10 to 85 °C	-2.5	-	2	%
		V _{DDA} = 3.0 V, T _A = -10 to 105 °C	-4	-	2	%
		V _{DDA} = 1.65 V to 3.6 V T _A = - 40 to 125 °C	-5.45	-	3.25	%
t _{SU(HSI16)} ⁽²⁾	HSI16 oscillator startup time	-	-	3.7	6	μs
I _{DD(HSI16)} ⁽²⁾	HSI16 oscillator power consumption	-	-	100	140	μA

1. The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

2. Guaranteed by characterization results.

3. Guaranteed by test in production.




Figure 23. HSI16 minimum and maximum value versus temperature

84/137

High-speed internal 48 MHz (HSI48) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit			
f _{HSI48}	Frequency		-	48	-	MHz			
TRIM	HSI48 user-trimming step		0.09 ⁽²⁾	0.14	0.2 ⁽²⁾	%			
DuCy _(HSI48)	Duty cycle		45 ⁽²⁾	-	55 ⁽²⁾	%			
ACC _{HSI48}	Accuracy of the HSI48 oscillator (factory calibrated before CRS calibration)	T _A = 25 °C	-4 ⁽³⁾	-	4 ⁽³⁾	%			
t _{su(HSI48)}	HSI48 oscillator startup time		-	-	6 ⁽²⁾	μs			
I _{DDA(HSI48)}	HSI48 oscillator power consumption		-	330	380 ⁽²⁾	μA			

Table 48. HSI48 oscillator characteristics ⁽¹	Table 48.	HSI48	oscillator	characteristics ⁽¹)
--	-----------	-------	------------	-------------------------------	---

1. V_{DDA} = 3.3 V, T_A = -40 to 125 °C unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization results.

Low-speed internal (LSI) RC oscillator

Table 49. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	LSI frequency	26	38	56	kHz
D _{LSI} ⁽²⁾	LSI oscillator frequency drift $0^{\circ}C \le T_A \le 85^{\circ}C$	-10	-	4	%
t _{su(LSI)} ⁽³⁾	LSI oscillator startup time	-	-	200	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.

Multi-speed internal (MSI) RC oscillator

Table 50. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
	f_{MSI} Frequency after factory calibration, done at V_{DD} = 3.3 V and T_A = 25 °C	MSI range 0	65.5	-	
f _{MSI}		MSI range 1	131	-	kHz
		MSI range 2	262	-	
		MSI range 3	524	-	
		MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	



Symbol	Parameter Condition		Тур	Мах	Unit	
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%	
	MSI oscillator frequency drift $0 ^\circ\text{C} \leq \text{T}_\text{A} \leq 85 ^\circ\text{C}$	-	±3	-		
D _{TEMP(MSI)} ⁽¹⁾		MSI range 0	- 8.9	+7.0		
		MSI range 1	- 7.1	+5.0		
		MSI range 2	- 6.4	+4.0	%	
(MSI oscillator frequency drift V_{DD} = 3.3 V, - 40 °C \leq T _A \leq 110 °C	MSI range 3	- 6.2	+3.0		
		MSI range 4	- 5.2	+3.0		
		MSI range 5	- 4.8	+2.0		
		MSI range 6	- 4.7	+2.0		
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V \leq V _{DD} \leq 3.6 V, T _A = 25 °C	-	-	2.5	%/V	
I _{DD(MSI)} ⁽²⁾		MSI range 0	0.75	-		
	MSI oscillator power consumption	MSI range 1	1	-		
		MSI range 2	1.5	-	μA	
		MSI range 3	2.5	-		
		MSI range 4	4.5	-		
		MSI range 5	8	-		
		MSI range 6	15	-		
t _{SU(MSI)}		MSI range 0	30	-		
		MSI range 1	20	-		
		MSI range 2	15	-		
		MSI range 3	10	-		
	MSI oscillator startup time	MSI range 4	6	-		
		MSI range 5	5	-	μs	
		MSI range 6, Voltage range 1 and 2	3.5	-		
		MSI range 6, Voltage range 3	5	-		



Symbol	Parameter Condition		Тур	Max	Unit
		MSI range 0	-	40	
t _{stab(MSI)} ⁽²⁾		MSI range 1	-	20	
		MSI range 2	-	10	
		MSI range 3	-	4	
	MSI oscillator stabilization time	MSI range 4	-	2.5	μs
		MSI range 5	-	2	μο
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
f _{OVER(MSI)}	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz
		Any range to range 6	-	6	1011 12

Table 50. MSI oscillator characteristics (continued)

1. This is a deviation for an individual part, once the initial frequency has been measured.

2. Guaranteed by characterization results.

6.3.8 PLL characteristics

The parameters given in *Table 51* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 26*.

Table	51.	PLL	chara	cteristics
-------	-----	-----	-------	------------

Symbol	Parameter		Unit		
Symbol	Falameter	Min	Тур	Max ⁽¹⁾	Ome
£	PLL input clock ⁽²⁾	2	-	24	MHz
f _{PLL_IN}	PLL input clock duty cycle	45	-	55	%
f _{PLL_OUT}	PLL output clock	2	-	32	MHz
t _{LOCK}	PLL input = 16 MHz PLL VCO = 96 MHz	-	115	160	μs
Jitter	Cycle-to-cycle jitter	-		± 600	ps
I _{DDA} (PLL)	Current consumption on V _{DDA}	-	220	450	μA
I _{DD} (PLL)	Current consumption on V _{DD}	-	120	150	μΑ

1. Guaranteed by characterization results.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT} .



6.3.9 Memory characteristics

RAM memory

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.65	-	-	V

Table 52. RAM and hardware registers

1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	V
+	t _{prog} Programming time for word or half-page	Erasing	-	3.28	3.94	20
Lprog		Programming	-	3.28	3.94	ms
I _{DD}	Average current during the whole programming / erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	500	700	μA
	Maximum current (peak) during the whole programming / erase operation		-	1.5	2.5	mA

Table 53. Flash memory and data EEPROM characteristics

1. Guaranteed by design.

Symbol	Parameter	Conditions	Value	Unit
Symbol	Farameter	Conditions	Min ⁽¹⁾	Unit
	Cycling (erase / write) Program memory	T _A = -40°C to 105 °C	10	kcycles
N _{CYC} ⁽²⁾	Cycling (erase / write) EEPROM data memory	1 _A = -40 C to 105 C	100	
INCYC (Cycling (erase / write) Program memory	T _A = -40°C to 125 °C	0.2	
	Cycling (erase / write) EEPROM data memory		2	



Symbol	Parameter	Conditions	Value	Unit
Symbol	Farameter	Conditions	Min ⁽¹⁾	Unit
	Data retention (program memory) after 10 kcycles at T _A = 85 °C	Т _{вет} = +85 °С	30	
	Data retention (EEPROM data memory) after 100 kcycles at $T_A = 85 ^{\circ}\text{C}$	TRET - +85 C	30	
t _{RET} ⁽²⁾	Data retention (program memory) after 10 kcycles at T _A = 105 °C	T _{RFT} = +105 °C	- 10	years
'RET`	Data retention (EEPROM data memory) after 100 kcycles at $T_A = 105$ °C	TRET - +105 C		
	Data retention (program memory) after 200 cycles at T _A = 125 °C	T _{RFT} = +125 °C		
	Data retention (EEPROM data memory) after 2 kcycles at T _A = 125 °C	RET - FI25 C		

Table 54. Flash memory and data EEPROM endurance and retention (continued)
--

1. Guaranteed by characterization results.

2. Characterization is done according to JEDEC JESD22-A117.

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 55*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	ool Parameter Conditions		Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, \text{LQFP100}, \text{T}_{A} = +25 \text{ °C},$ f _{HCLK} = 32 MHz conforms to IEC 61000-4-2	3B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, \text{LQFP100}, \text{T}_{\text{A}} = +25 \text{ °C},$ f _{HCLK} = 32 MHz conforms to IEC 61000-4-4	4A

Table 55. EMS characteristics



Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. frequency range at 32 MHz	Unit
		LQFP100 package	0.1 to 30 MHz	-7	
c			30 to 130 MHz	14	dBµV
S _{EMI}			130 MHz to 1 GHz	9	
	compliant with IEC 61967-2	EMI Level	2	-	

Table 56. EMI characteristics



6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	$T_A = +25 \degree C$, conforming to ANSI/JEDEC JS-001	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	$T_A = +25 \text{ °C},$ conforming to ANSI/ESD STM5.3.1.	C4	500	v

Table 57. ESD absolute maximum ratings

1. Guaranteed by characterization results.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 58. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +125$ °C conforming to JESD78A	II level A



6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu A/+0 \mu A$ range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 59.

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
I _{INJ}	Injected current on PA0, PA4, PA5, PC15, PH0 and PH1	-5	0	mA
	Injected current on any other FT, FTf pins	-5 ⁽¹⁾	NA	
	Injected current on any other pins	-5 ⁽¹⁾	+5	

Table 59. I/O current injection susceptibility

1. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.



6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 60* are derived from tests performed under the conditions summarized in *Table 26*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	0.3V _{DD}	
		BOOT0 pin	-	-	0.14V _{DD} ⁽¹⁾	
V _{IH}	Input high level voltage	All I/Os	0.7 V _{DD}	-	-	V
M	I/O Schmitt trigger voltage hysteresis	Standard I/Os	-	10% V _{DD} ⁽³⁾	-	
V _{hys}	(2)	BOOT0 pin	-	0.01	-	
		$\label{eq:VSS} \begin{array}{l} V_{SS} \leq V_{IN} \leq V_{DD} \\ \mbox{All I/Os except for} \\ \mbox{PA11, PA12, BOOT0} \\ \mbox{and FTf I/Os} \end{array}$	-	-	±50	
		$V_{SS} \le V_{IN} \le V_{DD}$, PA11 and PA12 I/Os	-	-	-50/+250	nA
		V _{SS} ≤V _{IN} ≤V _{DD} FTf I/Os	-	-	±100	
l _{lkg}	Input leakage current ⁽⁴⁾	$\label{eq:VDD} \begin{array}{c} V_{DD}{\leq}V_{IN}{\leq}5V\\ \mbox{All I/Os except for}\\ \mbox{PA11, PA12, BOOT0}\\ \mbox{and FTf I/Os} \end{array}$	-	-	200	nA
		V _{DD} ≤ V _{IN} ≤ 5 V FTf I/Os	-	-	500	
		$V_{DD} \le V_{IN} \le 5 V$ PA11, PA12 and BOOT0	-	-	10	μA
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	V _{IN} = V _{SS}	30	45	60	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	30	45	60	kΩ
CIO	I/O pin capacitance	-	-	5	-	pF

Table 60.	I/O	static	characteristics
-----------	-----	--------	-----------------

1. Guaranteed by characterization.

2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

3. With a minimum of 200 mV. Guaranteed by characterization results.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

 Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).







Figure 24. V_{IH}/V_{IL} versus VDD (CMOS I/Os)





Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 15 mA with the non-standard V_{OL}/V_{OH} specifications given in *Table 61*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD(Σ)} (see *Table 24*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS(Σ)} (see *Table 24*).



Output voltage levels

Unless otherwise specified, the parameters given in *Table 61* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 26*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾ , I _{IO} = +8 mA	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$2.7 V \le V_{DD} \le 3.6 V$	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	$\begin{array}{c} {\sf TTL \ port}^{(2)}, \\ {\sf I}_{IO} \mbox{=+ 8 mA} \\ {\sf 2.7 \ V} \le {\sf V}_{DD} \le \ 3.6 \ {\sf V} \end{array}$	-	0.4	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	$\begin{array}{c} {\sf TTL} \; {\sf port}^{(2)}, \\ {\sf I}_{IO} = -6 \; {\sf mA} \\ {\sf 2.7} \; {\sf V} \leq {\sf V}_{DD} \leq \; {\sf 3.6} \; {\sf V} \end{array}$	2.4	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +15 mA 2.7 V \leq V _{DD} \leq 3.6 V	-	1.3	v
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	I_{IO} = -15 mA 2.7 V \leq V _{DD} \leq 3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +4 mA 1.65 V \leq V _{DD} < 3.6 V	-	0.45	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	I_{IO} = -4 mA 1.65 V \leq V _{DD} \leq 3.6 V	V _{DD} -0.45	-	
V (1)(4)	Output low level voltage for an FTf	$\begin{array}{c} \text{I}_{\text{IO}} = 20 \text{ mA} \\ 2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq \ 3.6 \text{ V} \end{array}$	-	0.4	
V _{OLFM+} ⁽¹⁾⁽⁴⁾	I/O pin in Fm+ mode	$\begin{array}{l} {\sf I}_{IO} = 10 \mbox{ mA} \\ 1.65 \mbox{ V} \leq {\sf V}_{DD} \leq \ 3.6 \mbox{ V} \end{array}$	-	0.4	

 The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 24*. The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 24. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed $\Sigma I_{IO(PIN)}$.

4. Guaranteed by characterization results.



Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 26* and *Table 62*, respectively.

Unless otherwise specified, the parameters given in *Table 62* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 26*.

OSPEEDRx[1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
	f	Maximum fraguanay ⁽³⁾	C_L = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	400 100 125 320 2 0.6 30 65 10 2 13 28 35 10 6 10 6 17	kHz
00	f _{max(IO)out}		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	100	KIIZ
00	t _{f(IO)out}	Output rise and fall time	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	125	ns
	t _{r(IO)out}		$\frac{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 400}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 1.65 \text{ V to } 2.7 \text{ V} - 100}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 125}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 1.65 \text{ V to } 2.7 \text{ V} - 320}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 2}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 2}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 2}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 300}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 30}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 30}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 1.65 \text{ V to } 2.7 \text{ V} - 65}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 1.65 \text{ V to } 2.7 \text{ V} - 65}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 1.65 \text{ V to } 2.7 \text{ V} - 22}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 1.65 \text{ V to } 2.7 \text{ V} - 22}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 10}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 10}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 22}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 1.65 \text{ V to } 2.7 \text{ V} - 22}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 1.65 \text{ V to } 2.7 \text{ V} - 22}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 1.65 \text{ V to } 2.7 \text{ V} - 22}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 13}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 35}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 35}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 35}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 35}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 35}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 35}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 35}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 35}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 35}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V} - 35}{C_{L} = 50 \text{ pF}, \text{ V}_{DD} = 2.5 \text{ V to } 3.6 \text{ V} - 30}{10}$ {mut frait time}{C_{L} = 50 \text{ pF}, \text{ V}_{	320	115	
	f	Maximum frequency ⁽³⁾	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	- 400 V - 100 V - 125 V - 320 V - 320 V - 320 V - 320 V - 0.6 V - 65 V - 65 V - 2 V - 28 V - 28 V - 10 Y - 10 Y - 17 - 10 - Y - 30 Y - 30 Y - 30 Y - 350 V - 15	MHz	
01	Imax(IO)out		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	0.6	
01	t _{f(IO)out}	Output rise and fall time	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	30	D C
	t _{r(IO)out}		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	65	ns
	E	Maximum fraguanay ⁽³⁾	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	- 400 / - 100 - 125 / - 320 - 2 / - 0.6 - 30 / - 65 - 10 / - 28 / - 35 / - 10 / - 66 / - 10 - 10 - - 10 - - 10 - - 10 - - 10 - - 10 - - 10 - - 300 - - 350 - / - 15 - 60 -	MHz	
10	rmax(IO)out		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	2	
10	t _{f(IO)out}	Output rise and fall time	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	V to 2.7 V - 2 to 3.6 V - 13 / to 2.7 V - 28 to 3.6 V - 35	ns	
	t _{r(IO)out}		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V		115	
	E	Maximum fraguanay ⁽³⁾	C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V	-	- 2 - 13 - 28 - 35 - 10	MHz
11	rmax(IO)out		$\frac{C_{L} = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}}{C_{L} = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}}$ $\frac{C_{L} = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}}{C_{L} = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}}$	10		
11	t _{f(IO)out}	Output rise and fall time	C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V	-	6	200
	t _{r(IO)out}		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns	
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	1	MHz
	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-	10	20		
Fm+		ns				
configuration ⁽⁴⁾	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	350	KHz
coniguration	t _{f(IO)out}	Output fall time	C_{L} = 50 pF, V_{DD} = 1.65 V to 3.6 V	-	15	
	t _{r(IO)out}	Output rise time		-	60	ns
-	t _{EXTIpw}		-	8	-	ns

Table 62. I/O AC characteristics⁽¹⁾

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.


2. Guaranteed by design.

3. The maximum frequency is defined in *Figure 26*.

4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.

DocID027096 Rev 2







6.3.14 **NRST** pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}, except when it is internally driven low (see Table 63).

Unless otherwise specified, the parameters given in Table 63 are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in Table 26.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	V_{SS}	-	0.8	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	1.4	Typ - - - 10%V _{DD} ⁽²⁾ 45 - -	V_{DD}	
V _{OL(NRST)} ⁽¹⁾	NRST output low level	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	-			V
	voltage	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	-	-	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽²⁾	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 63. NRST pin characteristics

1. Guaranteed by design.

2. 200 mV minimum value

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%. 3






Figure 27. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

 The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 63. Otherwise the reset will not be taken into account by the device.

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 64* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 26: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{DDA}	Analog supply voltage for ADC on	-	1.65	-	3.6	V
V _{REF+}	Positive reference voltage	-	1.65		V _{DDA}	V
V _{REF-}	Negative reference voltage	-	-	0	-	
	Current consumption of the	1.14 Msps	-	200	-	
1	ADC on $V_{\mbox{DDA}}$ and $V_{\mbox{REF}+}$	10 ksps	-	40	-	
I _{DDA (ADC)}	Current consumption of the	1.14 Msps	-	70	-	- μΑ
	ADC on V _{DD} ⁽¹⁾	10 ksps	-	1	-	
	ADC clock frequency	Voltage scaling Range 1	0.14	-	16	
f _{ADC}		Voltage scaling Range 2	0.14	-	8	MHz
		Voltage scaling Range 3	0.14	-	4	
f _S ⁽²⁾	Sampling rate	12-bit resolution	0.01	-	1.14	MHz
f _{TRIG} ⁽²⁾	External trigger frequency	f _{ADC} = 16 MHz, 12-bit resolution	-	-	941	kHz
		-	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range	-	0	-	V _{REF+}	V
R _{AIN} ⁽²⁾	External input impedance	See <i>Equation 1</i> and <i>Table 65</i> for details	-	-	50	kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance	-	-	-	1	kΩ

Table 64. ADC characteristics



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	-	8	pF
↓ (2)(3)	Calibration time	f _{ADC} = 16 MHz		5.2		μs
t _{CAL} ⁽²⁾⁽³⁾		-		83	1.5 ADC cycles + 3 f _{PCLK} cycles - -	1/f _{ADC}
		ADC clock = HSI16	1.5 ADC cycles + 2 f _{PCLK} cycles	-		-
W _{LATENCY} ⁽⁴⁾	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$	0.266			μs
		f _{ADC} = f _{PCLK} /2	8.5			1/f _{PCLK}
t _{latr} (2)		$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$	0.516			μs
		f _{ADC} = f _{PCLK} /4	16.5			1/f _{PCLK}
		f _{ADC} = f _{HSI16} = 16 MHz	0.252	-	0.260	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI16}	-	1	-	1/f _{HSI16}
ts ⁽²⁾	Sampling time	f _{ADC} = 16 MHz	0.093	-	10	μs
ıs' ′		-	1.5	-	160.5	1/f _{ADC}
t _{UP_LDO} ⁽²⁾⁽³⁾	Internal LDO power-up time	-	-	-	10	μs
t _{STAB} ⁽²⁾⁽³⁾	ADC stabilization time	-		14		1/f _{ADC}
+ (2)	Total conversion time	f _{ADC} = 16 MHz, 12-bit resolution	1	-	10.13	μs
t _{ConV} ⁽²⁾	(including sampling time)	12-bit resolution	14 to 162 (t _S for sampling +12.5 for successive approximation)		1/f _{ADC}	

1. A current consumption proportional to the APB clock frequency has to be added (see *Table 40: Peripheral current consumption in Run or Sleep mode*).

2. Guaranteed by design.

3. This parameter only includes the ADC timing. It does not take into account register access latency.

4. This parameter specifies the latency to transfer the conversion result into the ADC_DR register. EOC bit is set to indicate the conversion is complete and has the same latency.

Equation 1: RAIN max formula

$$R_{AIN} < \frac{r_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).



DocID027096 Rev 2

T _s (cycles)	t _S (μs)	R _{AIN} max (kΩ) ⁽¹⁾
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

Table 65 Raw max for fance = 14 MHz

1. Guaranteed by design.

Table 66. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Table 66. ADC accuracy ⁽¹⁾⁽²⁾⁽³⁾								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
ET	Total unadjusted error		-	2	4			
EO	Offset error		-	1	2.5			
EG	Gain error		-	1	2	LSB		
EL	Integral linearity error		-	1.5	2.5			
ED	Differential linearity error	1.65 V < V _{DDA} = V _{REF+} < 3.6 V, range 1/2/3	-	1	1.5			
	Effective number of bits		10.2	11				
ENOB	Effective number of bits (16-bit mode oversampling with ratio =256) ⁽⁴⁾		11.3	12.1	-	bits		
SINAD	Signal-to-noise distortion		63	69	-	dB		
	Signal-to-noise ratio		63	69	-			
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) ⁽⁴⁾		70	76	-			
THD	Total harmonic distortion		-	-85	-73			
ET	Total unadjusted error		-	2	5			
EO	Offset error		-	1	2.5			
EG	Gain error		-	1	2	LSB		
EL	Integral linearity error		-	1.5	3			
ED	Differential linearity error	1.65 V < V _{REF+} <v<sub>DDA < 3.6 V, range 1/2/3</v<sub>	-	1	2			
ENOB	Effective number of bits		10.0	11.0	-	bits		
SINAD	Signal-to-noise distortion		62	69	-			
SNR	Signal-to-noise ratio		61	69	-	dB		
THD	Total harmonic distortion		-	-85	-65			

1. ADC DC accuracy values are measured after internal calibration.



ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input 2. pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for IINJ(PIN) and $\Sigma I_{INJ(PIN)}$ in Section 6.3.12 does not affect the ADC accuracy

- Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges. 3.
- 4. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.




Figure 28. ADC accuracy characteristics




Figure 29. Typical connection diagram using the ADC

- 1. Refer to Table 64: ADC characteristics for the values of RAIN, RADC and CADC.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced. 2



General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 30* or *Figure 31*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.






Figure 30. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})







47/

DocID027096 Rev 2

6.3.16 DAC electrical specifications

Data guaranteed by design, not tested in production, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage		1.8	-	3.6	V
V _{REF+}	Reference supply voltage	V _{REF+} must always be below V _{DDA}	1.8	-	3.6	V
V _{REF-}	Lower reference voltage			V _{SSA}		
. (1)	Current consumption on	No load, middle code (0x800)	-	130	220	
I _{DDVREF+} (1)	V _{REF+} supply V _{REF+} = 3.3 V	No load, worst code (0x000)	-	220	350	μA
. (2)	Current consumption on	No load, middle code (0x800)	-	210	320	_
I _{DDA} ⁽²⁾	V _{DDA} supply V _{DDA} = 3.3 V	No load, worst code (0xF1C)	-	320	520	μA
$R_{L}^{(2)}$	Resistive load		5	-	-	kΩ
C _L ⁽²⁾	Capacitive load	DAC output buffer on	-	-	50	pF
R _O	Output impedance	DAC output buffer off	6	8	10	kΩ
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output buffer ON	0.2	-	V _{DDA} – 0.2	v
		DAC output buffer OFF	0.5	-	V _{REF+} – 1LSB	mV
DNL ⁽²⁾	Differential non	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer on	-	1.5	3	
Ditte	linearity ⁽³⁾	No R_{LOAD} , $C_{L} \le 50 \text{ pF}$ DAC output buffer off	-	1.5	3	
INL ⁽²⁾	Integral non linearity ⁽⁴⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer on	-	2	4	
INL ⁽⁻⁾	integral non intearity.	No R_{LOAD} , $C_{L} \le 50 \text{ pF}$ DAC output buffer off	-	2	4	LSB
Offset ⁽²⁾	Offset error at code	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer on	-	±10	±25	
	0x800 ⁽⁵⁾	No R_{LOAD} , $C_{L} \le 50 \text{ pF}$ DAC output buffer off	-	±5	±8	
Offset1 ⁽²⁾	Offset error at code 0x001 ⁽⁶⁾	No R_{LOAD} , $C_{L} \leq 50 \text{ pF}$ DAC output buffer off	-	±1.5	±5	

Table	67.	DAC	characteristics
Table	U 1.	DAO	characteristics



Electrical characteristics


Symbol	Parameter	67. DAC characteristics (c Conditions	Min	Тур	Мах	Unit	
dOffset/dT ⁽²⁾	Offset error temperature	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0 V$ $T_A = 0 \text{ to } 50 \text{ °C}$ DAC output buffer off	-20	-10	0	W//°C	
	coefficient (code 0x800)	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0 V$ $T_A = 0 \text{ to } 50 ^{\circ}\text{C}$ DAC output buffer on	0	20	50	μV/°C	
Gain ⁽²⁾	Gain error ⁽⁷⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer on	-	+0.1 / -0.2%	+0.2 / -0.5%	%	
		No R_{LOAD} , $C_{L} \le 50 \text{ pF}$ DAC output buffer off	-	+0 / -0.2%	+0 / -0.4%	70	
Gain error temperature		$V_{DDA} = 3.3V$ $V_{REF+} = 3.0 V$ $T_A = 0 \text{ to } 50 \text{ °C}$ DAC output buffer off	-10	-2	0		
dGain/dT ⁽²⁾	coefficient	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0 V$ $T_A = 0 \text{ to } 50 ^{\circ}\text{C}$ DAC output buffer on	-40	-8	0	μV/°C	
TUE ⁽²⁾	Total unadjusted error	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer on	-	12	30	LSB	
		No R_{LOAD} , $C_{L} \le 50 \text{ pF}$ DAC output buffer off	-	8	12	LOD	
tsettling	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	7	12	μs	
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	-	1	Msps	
twakeup	Wakeup time from off state (setting the ENx bit in the DAC Control register) ⁽⁸⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	9	15	μs	
PSRR+	V _{DDA} supply rejection ratio (static DC measurement)	$C_{L} \le 50 \text{ pF}, \text{ R}_{L} \ge 5 \text{ k}\Omega$	-	-60	-35	dB	

Table 67. DAC characteristics (continued)

1. Guaranteed by characterization results.



- 2. Connected between DAC_OUT and V_{SSA} .
- 3. Difference between two consecutive codes 1 LSB.
- 4. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 5. Difference between the value measured at Code (0x800) and the ideal value = $V_{REF+}/2$.
- 6. Difference between the value measured at Code (0x001) and the ideal value.
- 7. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is off, and from code giving 0.2 V and ($V_{DDA} 0.2$) V when buffer is on.
- 8. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).



6.3.17 Temperature sensor characteristics

Table 68. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C, V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 69.	Temperature	sensor	characteristics
-----------	-------------	--------	-----------------

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	1.48	1.61	1.75	mV/°C
V ₁₃₀	Voltage at 130°C ±5°C ⁽²⁾	640	670	700	mV
I _{DDA(TEMP)} ⁽³⁾	Current consumption	-	3.4	6	μA
t _{START} ⁽³⁾	Startup time	-	-	10	110
T _{S_temp} ⁽⁴⁾⁽³⁾	ADC sampling time when reading the temperature	10	-	-	μs

1. Guaranteed by characterization results.

2. Measured at V_{DD} = 3 V ±10 mV. V130 ADC conversion result is stored in the TS_CAL2 byte.

3. Guaranteed by design.

4. Shortest sampling time can be determined in the application by multiple iterations.



6.3.18 Comparators

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	-	1.65		3.6	V
R _{400K}	R _{400K} value	-	-	400	-	kΩ
R _{10K}	R _{10K} value	-	-	10	-	K22
V _{IN}	Comparator 1 input voltage range	-	0.6	-	V _{DDA}	V
t _{START}	Comparator startup time	-	-	7	10	110
td	Propagation delay ⁽²⁾	-	-	3	10	μs
Voffset	Comparator offset	-	-	±3	±10	mV
d _{Voffset} /dt	Comparator offset variation in worst voltage stress conditions	$V_{DDA} = 3.6 V, V_{IN+} = 0 V,$ $V_{IN-} = V_{REFINT}, T_A = 25 °C$	0	1.5	10	mV/1000 h
I _{COMP1}	Current consumption ⁽³⁾	-	-	160	260	nA

Table 70. Comparator 1 characteristics

1. Guaranteed by characterization.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage not included.

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V _{DDA}	V
t	Comparator startup time	Fast mode	-	15	20	
t _{START}		Slow mode	-	-	25	
+	Propagation delay ⁽²⁾ in slow mode	$1.65 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.7 \text{ V}$	-	1.8	3.5	
t _{d slow}	Fropagation delay in slow mode	$2.7~V \leq V_{DDA} \leq 3.6~V$	-	2.5	6	μs
+	Propagation delay ⁽²⁾ in fast mode	$1.65 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.7 \text{ V}$	-	0.8	2	
t _{d fast}	Propagation delay / in fast mode	$2.7~V \leq V_{DDA} \leq 3.6~V$	-	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	4	1
V _{offset}	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$V_{DDA} = 3.3V, T_A = 0 \text{ to } 50 \text{ °C},$ V- = V _{REFINT} , 3/4 V _{REFINT} , 1/2 V _{REFINT} , 1/4 V _{REFINT} .	-	15	30	ppm /°C
1	Current consumption ⁽³⁾	Fast mode	-	3.5	5	
I _{COMP2}		Slow mode	-	0.5	2	μA

Table 71. Comparator 2 characteristics

1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (required for comparator operation) is not included.



6.3.19 Timer characteristics

TIM timer characteristics

The parameters given in the *Table 72* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit			
troc(TIM) T	Timer resolution time		1	-	t _{TIMxCLK}			
^t res(TIM)		f _{TIMxCLK} = 32 MHz	31.25	-	ns			
f	Timer external clock frequency on CH1		0	f _{TIMxCLK} /2	MHz			
f _{EXT}	to CH4	0 f _{TIMxCLK} /2 f _{TIMxCLK} = 32 MHz 0 16 - 16 16	MHz					
Res _{TIM}	Timer resolution	-		16	bit			
	16-bit counter clock period when	-	1	65536	t _{TIMxCLK}			
^t COUNTER	internal clock is selected (timer's prescaler disabled)	f _{TIMxCLK} = 32 MHz	0.0312	2048	μs			
t	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}			
^t MAX_COUNT		f _{TIMxCLK} = 32 MHz	-	31.25 - 0 f _{TIMxCLK} /2 0 16 1 65536 0.0312 2048 - 65536 × 65536	S			

Table 72. TIMx characteristics⁽¹⁾

1. TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

6.3.20 Communications interfaces

I²C interface characteristics

The I^2C interface meets the timings requirements of the I^2C -bus specification and user manual rev. 03 for:

- Standard-mode (Sm) : with a bit rate up to 100 kbit/s
- Fast-mode (Fm) : with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s.

The I²C timing requirements are guaranteed by design when the I²C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to *Section 6.3.13: I/O port characteristics* for the I2C I/Os characteristics).

All I²C SDA and SCL I/Os embed an analog filter (see *Table 73* for the analog filter characteristics).



The analog spike filter is compliant with I²C timings requirements only for the following voltage ranges:

- Fast mode Plus: 2.7 V ≤ V_{DD} ≤ 3.6 V and voltage scaling Range 1
- Fast mode:
 - 2 V \leq V_{DD} \leq 3.6 V and voltage scaling Range 1 or Range 2.
 - V_{DD} < 2 V, voltage scaling Range 1 or Range 2, C_{load} < 200 pF.

In other ranges, the analog filter should be disabled. The digital filter can be used instead.

Note: In Standard mode, no spike filter is required.

Table 73. I2C analo	g filter characteristics ⁽¹⁾
---------------------	---

Symbol	Parameter	Conditions	Min	Мах	Unit
	t _{AF} Maximum pulse width of spikes that are suppressed by the analog filter	Range 1		100 ⁽³⁾	
t _{AF}		Range 2	50 ⁽²⁾	-	ns
		Range 3		-	

1. Guaranteed by characterization results.

2. Spikes with widths below $t_{AF(min)}$ are filtered.

3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 26*.

Refer to *Section 6.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 74. SP	I characteristics	in voltage	Range 1	1 ⁽¹⁾
--------------	-------------------	------------	---------	------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK} 1/t _{c(SCK)}		Master mode			16	
	SPI clock frequency	Slave mode receiver	-	-	16	
		Slave mode Transmitter 1.71 <v<sub>DD<3.6V</v<sub>	-	-	12 ⁽²⁾	MHz
		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>	-	-	16 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	ns
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+ 2	
t _{su(MI)}	Data input setup time	Master mode	0	-	-	
t _{su(SI)}		Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	7	-	-	
t _{h(SI)}		Slave mode	3.5	-	-	
t _{a(SO}	Data output access time	Slave mode	15	-	36	
t _{dis(SO)}	Data output disable time	Slave mode	10	-	30	
t _{v(SO)}	Data output valid time	Slave mode 1.65 V <v<sub>DD<3.6 V</v<sub>	-	18	41	
		Slave mode 2.7 V <v<sub>DD<3.6 V</v<sub>	-	18	25	
t _{v(MO)}		Master mode	-	4	7	
t _{h(SO)}	- Data output hold time	Slave mode	10	-	-	
t _{h(MO)}		Master mode	0	-	-	

Table 74. SPI characteristics in voltage Range 1 ⁽¹⁾ (continued)

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			8	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode Transmitter 1.65 <v<sub>DD<3.6V</v<sub>	-	-	8	MHz
-C(SCR)		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>			8 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input actus time	Master mode	0	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	11	-	-	
t _{h(SI)}		Slave mode	4.5	-	-	ns
t _{a(SO}	Data output access time	Slave mode	18	-	52	
t _{dis(SO)}	Data output disable time	Slave mode	12	-	42	
t _{v(SO)}	Data output valid time	Slave mode	-	20	56.5	
t _{v(MO)}		Master mode	-	5	9	
t _{h(SO)}	Data output hold time	Slave mode	13	-	-	
t _{h(MO)}		Master mode	3	-	-	

Table 75. SPI characteristics in voltage Range 2 (1	1)
---	----

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SDI alaak fraguanay	Master mode			2	MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	-	2 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input satur timo	Master mode	1.5	-	-	
t _{su(SI)}	Data input setup time	Slave mode	6	-	-	
t _{h(MI)}	Data input hold time	Master mode	13.5	-	-	
t _{h(SI)}		Slave mode	16	-	-	ns
t _{a(SO}	Data output access time	Slave mode	30	-	70	
t _{dis(SO)}	Data output disable time	Slave mode	40	-	80	
t _{v(SO)}	Data output valid time	Slave mode	-	30	70	
t _{v(MO)}	Data output valid time	Master mode	-	7	9	
t _{h(SO)}	Data output hold time	Slave mode	25	-	-	
t _{h(MO)}		Master mode	8	-	-	

Table 76. SPI characteristics in	voltage Range 3 ⁽¹⁾
----------------------------------	--------------------------------

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.






Figure 33. SPI timing diagram - slave mode and CPHA = 0







1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




Figure 35. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.



I2S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
£	125 alook froguenov	Master data: 32 bits	-	64xFs	MHz
f _{CK}	125 clock frequency	I2S clock frequency Slave data: 32 bits	-	64xFs	IVITIZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	-	15	
t _{h(WS)}	WS hold time	Master mode	11	-	
t _{su(WS)}	WS setup time	Slave mode	6	-	
t _{h(WS)}	WS hold time	Slave mode	2	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	0	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	6.5	-	ns
t _{h(SD_MR)}	Data input hold time	Master receiver	18	-	115
t _{h(SD_SR)}	Data Input noid time	Slave receiver	15.5	-	
$t_{v(SD_ST)}$	Data output valid time	Slave transmitter (after enable edge)	-	77	
t _{v(SD_MT)}		Master transmitter (after enable edge)	-	8	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	18	-	
t _{h(SD_MT)}		Master transmitter (after enable edge)	1.5	-	


Table 77. I2S characteristics⁽¹⁾


1. Guaranteed by characterization results.

2. 256xFs maximum value is equal to the maximum clock frequency.

Note: Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.







- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 37. I²S master timing diagram (Philips protocol)⁽¹⁾

- 1. Guaranteed by characterization results.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



USB characteristics

The USB interface is USB-IF certified (full speed).

Table 78. USB startup time

Symbol	Parameter	Мах	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

1. Guaranteed by design.

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit	
Input levels						
V _{DD}	USB operating voltage	-	3.0	3.6	V	
V _{DI} ⁽²⁾	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-		
V _{CM} ⁽²⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V	
$V_{SE}^{(2)}$	Single ended receiver threshold	-	1.3	2.0		
Output lev	vels					
V _{OL} ⁽³⁾	Static output level low	${\sf R}_{\sf L}$ of 1.5 k Ω to 3.6 ${\sf V}^{(4)}$	-	0.3	v	
V _{OH} ⁽³⁾	Static output level high	${\sf R}_{\sf L}$ of 15 k Ω to ${\sf V}_{\sf SS}{}^{(4)}$	2.8	3.6	v	

1. All the voltages are measured from the local ground potential.

2. Guaranteed by characterization results.

3. Guaranteed by test in production.

4. $\ R_L$ is the load connected on the USB drivers.






Figure 38. USB timings: definition of data signal rise and fall time

Table 80. USB: full speed electrical characteristics

Driver characteristics ⁽¹⁾							
Symbol	Parameter	Conditions	Min	Max	Unit		
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns		
t _f	Fall Time ⁽²⁾	C _L = 50 pF	4	20	ns		
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%		
V _{CRS}	Output signal crossover voltage		1.3	2.0	V		

1. Guaranteed by design.

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

6.3.21 LCD controller

The devices embed a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the V_{LCD} pin to decouple this converter.

Symbol	Parameter	Min	Тур	Max	Unit
V _{LCD}	LCD external voltage	-	-	3.6	
V _{LCD0}	LCD internal reference voltage 0	-	2.6	-	
V _{LCD1}	LCD internal reference voltage 1	-	2.73	-	
V _{LCD2}	LCD internal reference voltage 2	-	2.86	-	
V _{LCD3}	LCD internal reference voltage 3	-	2.98	-	V
V _{LCD4}	LCD internal reference voltage 4	-	3.12	-	
V _{LCD5}	LCD internal reference voltage 5	-	3.26	-	
V _{LCD6}	LCD internal reference voltage 6	-	3.4	-	
V _{LCD7}	LCD internal reference voltage 7	-	3.55	-	Ī
C _{ext}	V _{LCD} external capacitance	0.1	-	2	μF

Table 81. LCD controller characteristics

116/137



Symbol	Parameter	Min	Тур	Max	Unit
I _{LCD} ⁽¹⁾	Supply current at V_{DD} = 2.2 V	-	3.3	-	
'LCD`	Supply current at V _{DD} = 3.0 V	-	3.1	-	μA
R _{Htot} ⁽²⁾	Low drive resistive network overall value	5.28	6.6	7.92	MΩ
R _L ⁽²⁾	High drive resistive network total value	192	240	288	kΩ
V ₄₄	Segment/Common highest level voltage	-	-	V_{LCD}	V
V ₃₄	Segment/Common 3/4 level voltage	-	3/4 V _{LCD}	-	
V ₂₃	Segment/Common 2/3 level voltage	-	2/3 V _{LCD}	-	
V ₁₂	Segment/Common 1/2 level voltage	-	1/2 V _{LCD}	-	V
V ₁₃	Segment/Common 1/3 level voltage	-	1/3 V _{LCD}	-	v
V ₁₄	Segment/Common 1/4 level voltage	-	1/4 V _{LCD}	-	
V ₀	Segment/Common lowest level voltage	0	-	-	
$\Delta Vxx^{(3)}$	Segment/Common level voltage error T_A = -40 to 85 °C	-	-	± 50	mV

Table 81. LCD controller characteristics (continued)
--

LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.

2. Guaranteed by design.

3. Guaranteed by characterization results.



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status *are available at www.st.com*. ECOPACK[®] is an ST trademark.

7.1 LQFP100 package information




Figure 39. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline

1. Drawing is not to scale. Dimensions are in millimeters.



Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Мах	Min	Тур	Мах
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
CCC	-	-	0.080	-	-	0.0031

Table 82. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat packagemechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.








Figure 40. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.

Device marking for LQFP100

The following figure gives an example of topside marking versus pin 1 position identifier location.






 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

120/137



7.2 UFBGA100 package information

Figure 42. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 83. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol	millimeters			inches ⁽¹⁾				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
А	-	-	0.600	-	-	0.0236		
A1	-	-	0.110	-	-	0.0043		
A2	-	0.450	-	-	0.0177	-		
A3	-	0.130	-	-	0.0051	0.0094		
A4	-	0.320	-	-	0.0126	-		
b	0.240	0.290	0.340	0.0094	0.0114	0.0134		
D	6.850	7.000	7.150	0.2697	0.2756	0.2815		
D1	-	5.500	-	-	0.2165	-		
Е	6.850	7.000	7.150	0.2697	0.2756	0.2815		
E1	-	5.500	-	-	0.2165	-		
е	-	0.500	-	-	0.0197	-		
Z	-	0.750	-	-	0.0295	-		



Table 83. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid arraypackage mechanical data (continued)

Symbol	millimeters							inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.				
ddd	-	-	0.080	-	-	0.0031				
eee	-	-	0.150	-	-	0.0059				
fff	-	-	0.050	-	-	0.0020				

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 43. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint





Table 84. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)


Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm



Device marking for UFBGA100

The following figure gives an example of topside marking versus ball A 1 position identifier location.






 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



7.3 LQFP64 package information

Figure 45. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline



1. Drawing is not to scale.

Table 85. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat
package mechanical data

Symbol		millimeters		inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
Е	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-




package mechanical data (continued)								
Symbol	millimeters			inches ⁽¹⁾				
	Min	Тур	Max	Min	Тур	Мах		
E3	-	7.500	-	-	0.2953	-		
е	-	0.500	-	-	0.0197	-		
К	0°	3.5°	7°	0°	3.5°	7°		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1	-	1.000	-	-	0.0394	-		
CCC	-	-	0.080	-	-	0.0031		

Table 85. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flatpackage mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.







1. Dimensions are expressed in millimeters.



Device marking for LQFP64

The following figure gives an example of topside marking versus pin 1 position identifier location.





Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



7.4 **TFBGA64** package information




Figure 48. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline

1. Drawing is not to scale.

Table 86. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data

Symbol		millimeters		inches ⁽¹⁾		
	Min	Тур	Мах	Min	Тур	Max
А	-	-	1.200	-	-	0.0472
A1	0.150	-	-	0.0059	-	-
A2	-	0.200	-	-	0.0079	-
A4	-	-	0.600	-	-	0.0236
b	0.250	0.300	0.350	0.0098	0.0118	0.0138
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	-	3.500	-	-	0.1378	-
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	-	3.500	-	-	0.1378	-



Table 86. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Мах
е	-	0.500	-	-	0.0197	-
F	-	0.750	-	-	0.0295	-
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 49. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball ,grid array recommended footprint




Table 87. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)


Dimension	Recommended values			
Pitch	0.5			
Dpad	0.27 mm			
Dsm	0.35 mm typ. (depends on the soldermask registration tolerance)			
Solder paste	0.27 mm aperture diameter.			


Note:Non solder mask defined (NSMD) pads are recommended.4 to 6 mils solder paste screen printing process.



Device marking for TFBGA64

The following figure gives an example of topside marking versus ball A 1 position identifier location.






 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



7.5 LQFP48 package information

Figure 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.

130/137



0	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Мах	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3	-	5.500	-	-	0.2165	-	
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3	-	5.500	-	-	0.2165	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
CCC	-	-	0.080	-	-	0.0031	

Table 88. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 52. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.

Device marking for LQFP48

The following figure gives an example of topside marking versus pin 1 position identifier location.




Figure 53. LQFP48 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



7.6 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma \left(\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}\right) + \Sigma((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	54	°C/W
	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	46	
Θ_{JA}	Thermal resistance junction-ambient TFBGA64 - 5 x 5 mm / 0.5 mm pitch	64	
	Thermal resistance junction-ambient LQFP100 - 14 x 14 mm / 0.5 mm pitch	41	
	Thermal resistance junction-ambient UFBGA100 - 7 x 7 mm / 0.5 mm pitch	57	






Figure 54. Thermal resistance

7.6.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

134/137



8 Part numbering

Table 90. STM32L073xx orc	dering	, info	orma	tion s	sche	me			
Example:	STI	M32	L	073	R	8	Т	6	D TR
Device family									
STM32 = ARM-based 32-bit microcontroller		J							
Product type									
L = Low power			1						
Device subfamily									
073 = USB + LCD]					
Pin count									
C = 48/49 pins									
R = 64 pins									
V = 100 pins									
Flash memory size									
8 = 64 Kbytes									
B = 128 Kbytes									
Z = 192 Kbytes									
Package									
T = LQFP									
H = TFBGA									
I = UFBGA									
Temperature range									
6 = Industrial temperature range, -40 to 85 °C									
7 = Industrial temperature range, -40 to 105 °C									
3 = Industrial temperature range, –40 to 125 °C									
Options									
No character = V_{DD} range: 1.8 to 3.6 V and BOR enabled									-
D = V_{DD} range: 1.65 to 3.6 V and BOR disabled									
Packing									
									_

TR = tape and reel No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



9 Revision history

Date	Revision	Changes
03-Aug-2015	1	Initial release
26-Oct-2015	2	Changed confidentiality level to public. Updated datasheet status to "production data". Modified ultra-low-power platform features on cover page. Changed number of GPIOs for LQFP48 for 37 in <i>Table 2: Ultra-low-power STM32L073xxx device features and peripheral counts</i> . Changed LCD_VLCD1 into LCD_VLCD2 in <i>Section 3.13.2: VLCD voltage monitoring</i> . In <i>Section 6: Electrical characteristics</i> , updated notes related to values guaranteed by characterization. Updated $ \Delta V_{SS} $ definition to include V_{REF-} in <i>Table 23: Voltage characteristics</i> . Added $\Sigma V_{DD_{USB}}$ and updated $\Sigma I_{IO(PIN)}$ in <i>Figure 24: Current characteristics</i> . Updated $Table 56: EMI$ characteristics. Updated T_{RIG} and V_{AIN} maximum value, added V_{REF+} and V_{REF-} in <i>Table 64: ADC characteristics</i> . Updated <i>Section 7.2: UFBGA100 package information</i> . Updated <i>Figure 53: LQFP48 marking example (package top view)</i> .

Table 91. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

