
Contents

1	Bloc	ck diagram	••	• • •	•••	3		
2	Pin	description	•••			4		
3	Elec	Electrical specifications						
	3.1	Absolute maximum ratings				6		
	3.2	Thermal data				6		
	3.3	Recommended operating condition				6		
	3.4	Electrical specifications - digital section				7		
	3.5	Electrical specifications - power section				7		
	3.6	Power-on sequence				9		
	3.7	Test circuits				9		
4	Fund	ctional description			[.]	10		
	4.1	Serial audio interface protocols				10		
	4.2	Fault-detect recovery bypass				11		
	4.3	Zero-detect mute enable			• •	11		
	4.4	Fade-in/out feature			• •	11		
	4.5	Oversampling selector				11		
	4.6	Gain selector				11		
	4.7	Power-down function			• •	11		
5	Арр	lications			· · ·	12		
	5.1	Applications schematic				12		
	5.2	Internal voltage reference			• •	14		
	5.3	PLL filter schematic				14		
	5.4	Typical output configuration				15		
6	Pack	kage thermal characteristics			•••	17		
7	Pack	kage mechanical data	•••		··· [·]	18		
8	Revi	ision history				20		
2/21		Doc ID 13177 Rev 6			5	77		

1 Block diagram







2 Pin description






Table 2. Pin description

Pin	Name	Туре	Description
1	GND_SUB	Gnd	Substrate ground
2	FMT	In	Serial format: 0: I ² S format 1: left justified
3	TEST_MODE	In	This pin must be connected to GROUND
4	VSS_REG	Analog	Internal reference at V_{CC} - 3.3 V
5	VCC_REG	Analog	Internal V _{CC} reference
6	OUT2B	Out	Output half bridge 2B
7	GND2	Gnd	Power negative supply
8	VCC2	Power	Power positive supply
9	OUT2A	Out	Output half bridge 2A
10	OUT1B	Out	Output half bridge 1B

Doc ID 13177 Rev 6



Table 2. Pin description (continued)					
Pin	Name	Туре	Description		
11	VCC1	Power	Power positive supply		
12	GND1	Gnd	Power negative supply		
13	OUT1A	Out	Output half-bridge 1A		
14	GND_REG	Analog	Internal ground reference		
15	VDD_REG	Analog	Internal 3.3 V reference voltage		
16	CONFIG	In	Configuration mode, must be connected to ground		
17	N.C.	-	Not connected		
18	N.C.	-	Not connected		
19	N.C.	-	Not connected		
20	N.C.	-	Not connected		
21	VDD_DIG	Power	Positive supply digital		
22	GND_DIG	Gnd	Digital ground		
23	PWRDN	In	Power-down: 0: low-power mode 1: normal operation		
24	VDD_PLL	Power	Positive supply for PLL		
25	FILTER_PLL	In	Connection to PLL filter		
26	GND_PLL	Gnd	Negative supply for PLL		
27	XTI	In	PLL input clock, 256 * fs or 384 * fs		
28	BICKI	In	I ² S serial clock		
29	LRCKI	In	I ² S left/right clock		
30	SDI	In	I ² S serial data channel		
31	RESET	In	Reset		
32	INT_LINE	Out	Fault interrupt		
33	ONSEL	In	Oversampling selector: 0: 256 * fs 1: 384 * fs		
34	GAIN	In	Gain selector: 0: 0 dBFs 1: 24 dBFs		
35	GND_DIG	Gnd	Digital ground		
36	VDD_DIG	Power	Digital supply		
-	EP	-	Exposed pad for PCB heatsink, to be connected to ground plane		

 Table 2.
 Pin description (continued)



3 Electrical specifications

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter		Тур	Max	Unit
V _{CC}	Power supply voltage (pins VCC1, VCC2)	-	-	23	V
VL	Logic input interface	-0.3	-	4	V
V _{DD}	Digital supply (pin VDD_DIG)	-	-	4	V
Т _{ор}	Operating junction temperature	0	-	150	°C
T _{stg}	Storage temperature	-40	-	150	°C

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter		Тур	Max	Unit
R _{Th(j-case)}	Thermal resistance junction to case (thermal pad)		1.5	2	°C/W
T _{sd}	Thermal shutdown junction temperature		-	150	°C
T _{hsd}	Thermal shutdown hysteresis	18	20	22	°C

3.3 Recommended operating condition

Table 5. Recommended operating condition

Symbol	Parameter		Тур	Max	Unit
V _{CC}	Power supply voltage (pins VCC1, VCC2)	4.5	-	20.0	V
VL	Logic input interface		3.3	3.6	V
V _{DD}	Digital supply (pin VDD_DIG)	2.7	3.3	3.6	V
T _{amb}	Ambient temperature	0	-	70	°C



3.4 Electrical specifications - digital section

		Electrical specifications for digital section								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
l _{il}	Input current without bias	V _i = 0 V	-10	-	10	μA				
l _{ih}	device	$V_{i} = V_{DD} = 3.6 V$	-10	-	10	μA				
V _{il}	Low-level input voltage	-	-	-	0.2 * V _{DD}	V				
V _{ih}	High-level input voltage	-	0.8 * V _{DD}	-	-	v				
V _{ol}	Low-level output voltage	I _{ol} = 2 mA	-	-	0.4 * V _{DD}	V				
V _{oh}	High-level output voltage	I _{oh} = 2 mA	0.8 * V _{DD}	-	-	v				
I _{pu}	Pull-up/down current	-	-25	66	125	μA				
R _{pu}	Equivalent pull-up/down resistance	-	-	50	-	kΩ				

Table 6. Electrical specifications for digital section

3.5 Electrical specifications - power section

The specifications given here are with the operating conditions: V_{CC} = 18 V, V_{DD} = 3.3 V, f_{sw} = 384 kHz, T_{amb} = 25 °C, R_L = 8 Ω unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
De		THD = 1%	-	16	-	w
Po	Output power BTL	THD = 10%	-	20	-	vv
R _{dsON}	On resistance of power P-channel/N-channel MOSFET (total bridge)	l _d = 1 A	-	180	250	mΩ
I _{dss}	Power P-channel/N-channel leakage current	-	-	-	10	μA
gP	Power P-channel R _{dsON} matching	l _d = 1 A	95	-	-	%
gN	Power N-channel R _{dsON} matching	l _d = 1 A	95	-	-	%
I _{LDT}	Low current dead time (static)	Resistive load Figure 4	-	5	10	ns
I _{HDT}	High current dead time (dynamic)	Load = 1.5 A (<i>Figure 5</i>)	-	10	20	ns
t _r	Rise time	Resistive load Figure 4	-	8	10	ns
t _f	Fall time	Resistive load Figure 4	-	8	10	ns

 Table 7.
 Electrical specifications for power section



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{vcc}	Supply current from V_{CC} in power down	PWRDN = 0	0.03	0.06	0.2	mA
	Supply current from V _{CC} in operation	PCM Input signal = -60 dBFs. Switching frequency = 384 kHz No LC filters	-	30	50	mA
I _{vdd_dig}	Supply current DDX processing (reference only)	Internal clock = 49.152 MHz	10	30	50	mA
_ 0	Supply current in standby	-	8	11	25	mA
I _{SCP}	short-circuit protection	Hi-Z output	2.7	3.8	5.0	A
UVL	Undervoltage protection threshold	-	-	3.5	4.3	v
t _{min}	Output minimum pulse width	No load	20	30	60	ns
DR	Dynamic range	-	-	100	-	dB
SNR	Signal-to-noise ratio	A-weighted	-	100	-	dB
THD+N	Total harmonic distortion + noise	Po = 1 W, f = 1 kHz	-	0.05	0.2	%
PSRR	Power supply rejection ratio DDX stereo, <5 kHz Vripple = 1 V RMS Audio input = dither only		-	80	-	dB
X _{TALK}	Crosstalk	DDX stereo, <5 kHz One chan. driven at 1 W other channel measured		80	-	dB
η	Peak efficiency, DDX mode	Po = 2 x 20 W into 8 Ω	-	90	-	%
f _{sw}	PWM carrier frequency switching	ency -		384	-	kHz


Table 7.	Electrical specifications for power section	(continued)

8/21




3.6 Power-on sequence

Figure 3. Power-on sequence




3.7 Test circuits












4 **Functional description**

4.1 Serial audio interface protocols

The STA333ML serial audio input interfaces with standard digital audio components and accepts serial data formats. The STA333ML always acts as a slave when receiving audio input from standard digital audio components. Serial data for two channels is provided using 3 input pins: left/right clock LRCKI (pin 29), serial clock BICKI (pin 28), and serial data SDI (pin 30).

The available formats are given in *Figure 6* and *Figure 7*. Pin FMT (pin 2) selects the format such that FMT = logical 0 gives the I^2S format and FMT = logical 1 gives the left-justified.




n₋₁ n



Sdi

2 3

1



1 2 3

n₋₁ n



4.2 Fault-detect recovery bypass

The on-chip power output block provides feedback to the digital controller using inputs to the power control block. The fault input is used to indicate a fault condition (either overcurrent or thermal). When fault is asserted (set to 0), the power control block attempts a recovery from the fault by asserting the 3-state output (setting it to 0 which directs the power output block to begin recovery), holds it at 0 for 1 ms and then toggles it back to 1. This sequence is repeated for as long as the fault exists.

4.3 Zero-detect mute enable

If this function is enabled, the zero-detect circuit examines each processing channel to see if 2048 consecutive zero value samples (regardless of fs) are received. If so, the channel is muted.

4.4 Fade-in/out feature

The STA333ML has internal fade-in / fade-out feature when powered on or off, or after a fault condition.

4.5 Oversampling selector

Pin ONSEL (33) is used to configure the PLL to accept 256 * fs or 384 * fs master clock. Where fs is the I²S LRCKI frequency:

ONSEL = logical 0 gives 256 * fs ONSEL = logical 1 gives 384 * fs.

4.6 Gain selector

Pin GAIN (34) is used to configure the STA333ML gain:

GAIN = logical 0 gives 0 dBFs

GAIN = logical 1 gives 24 dBFs.

4.7 Power-down function

Pin PWDN (23) is used to power down the STA333ML:

PWDN = logical 0 sets the power-down mode

PWDN = logical 1 gives normal operation.

If the power stage is switched off, then the PLL is also switched off.

It is possible to use the PWDN function as a mute function.




5 Applications

5.1 Applications schematic

Figure 8 on page 13 shows the schematic of a typical application for the STA333ML. Concerning the power supplies, take care when designing the PCB layout. In particular, the 3.3- Ω resistors on the digital supplies (VDD_DIG) must be placed as close as possible to the device. This helps to prevent parasitic oscillation in the digital part of the device due to the inductive tracks of the PCB. The same rule applies for all the decoupling capacitors in order to limit any spikes on the supply pins.

12/21





5.2 Internal voltage reference

An embedded voltage regulator produces the reference voltages for the DMOS bridge driver. It requires two 100 nF capacitors to keep the regulator stable. The capacitors should be place close to the pins.





Figure 9. Reference voltage block diagram

5.3 PLL filter schematic

It is recommended to use the below scheme and values for the PLL loop filter to achieve the best performances from the device in general application. Please note that the ground of this filter scheme has to be connected to the ground of the PLL without any resistive path. Concerning the component values, please take into account that the greater the filter bandwidth, the less the lock time, but the higher the PLL output jitter.







5.4 Typical output configuration

Figure 11 and *Figure 12* show the typical output circuits used for the BTL stereo mode.




Figure 11. Output configuration for stereo BTL mode






Figure 12. Filterless output configuration

The filterless application is more critical in terms of EMI. It is quite important to follow the below suggestions:

- Tracks from amplifier to speaker should be as short as possible.
- Ferrite beads can be used (instead of coils) to improve EMI performance.
 - Ferrite beads must have a low impedance in the audio band and high impedance at high frequencies.
 - Place ferrite beads as close as possible to the IC.
 - Ferrite filters must reduce EMI above 1 MHz.
 - FCC and CE authorities test radiated emission above 30 MHz.

The presence of snubber networks reduce the EMI. The snubber networks should be placed as close as possible to the IC.



6 Package thermal characteristics


Using a double layer PCB the thermal resistance junction to ambient with 2 copper ground areas of $3 \times 3 \text{ cm}^2$ and with 16 via holes (see *Figure 13*) is 24 °C/W in natural air convection.

The dissipated power within the device depends primarily on the supply voltage, load impedance and output modulation level.

The max estimated dissipated power for the is:

2 x 20 W into 8 Ω , at 18 V

Pd max is approximately 4 W








Figure 14 shows the power derating curve for the PowerSSO-36 package on a board with two copper areas of 2 x 2 cm² and 3 x 3 cm².







7 Package mechanical data

Figure 15 shows the package outline and *Table 8* gives the dimensions.




Figure 15. PowerSSO-36 EPD outline drawing

18/21

Doc ID 13177 Rev 6



Symbol	I	Dimensions in	mm	D	imensions in i	inches
	Min	Тур	Мах	Min	Тур	Max
А	2.15	-	2.47	0.085	-	0.097
A2	2.15	-	2.40	0.085	-	0.094
a1	0.00	-	0.10	0.00	-	0.004
b	0.18	-	0.36	0.007	-	0.014
с	0.23	-	0.32	0.009	-	0.013
D	10.10	-	10.50	0.398	-	0.413
E	7.40	-	7.60	0.291	-	0.299
е	-	0.5	-	-	0.020	-
e3	-	8.5	-	-	0.335	-
F	-	2.3	-	-	0.091	-
G	-	-	0.10	-	-	0.004
Н	10.10	-	10.50	0.398	-	0.413
h	-	-	0.40	-	-	0.016
k	0	-	8 degrees	0	-	8 degrees
L	0.60	-	1.00	0.024	-	0.039
М	-	4.30	-	-	0.169	-
N	-	-	10 degrees	-	-	10 degrees
0	-	1.20	-	-	0.047	-
Q	-	0.80	-	-	0.031	-
S	-	2.90	-	-	0.114	-
Т	-	3.65	-	-	0.144	-
U	-	1.00	-	-	0.039	-
Х	4.10	-	4.70	0.161	-	0.185
Y	4.90	-	7.10	0.193	-	0.280

 Table 8.
 PowerSSO-36 EPD dimensions

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



8 Revision history

Date	Revision	Changes
1-Feb-2007	1	Initial release
2-May-2008	2	Package information update
4-Nov-2008	3	Added Table 6: Electrical specifications for digital section on page 7 Updated Table 7: Electrical specifications for power section on page 7 Added Section 3.6: Power-on sequence on page 9 Updated Chapter 4: Functional description on page 10 Added Chapter 5: Applications on page 12
		Updated Chapter 6: Package thermal characteristics on page 17.
28-Jan-2010	4	Updated supply voltage range in Features on page 1 Added package exposed pad to <i>Figure 2</i> and <i>Table 2: Pin description</i> on page 4 Updated supply voltage range in <i>Table 5: Recommended operating</i> <i>condition on page 6</i> Updated exposed pad Y dimension in <i>Table 8: PowerSSO-36 EPD</i> <i>dimensions on page 19.</i>
3-Feb-2010	5	Updated junction temperature range in <i>Table 3: Absolute maximum</i> <i>ratings on page 6</i> Removed max estimated dissipated power example <i>on page 17</i>
05-Mar-2012	6	Updated Figure 8: Application schematic on page 13 Updated Figure 10: PLL application schematic on page 14 Removed reference to application note in Section 5.4: Typical output configuration Minor textual updates



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 13177 Rev 6