

pSemi's HaRP technology enhancements deliver high linearity and excellent harmonics performance. It is an innovative feature of the UltraCMOS process, offering the performance of GaAs with the economy and integration of conventional CMOS.

Optional External V_{SS}

For proper operation, the V_{SS_EXT} pin must be grounded or tied to the V_{SS} voltage specified in **Table 2**. When the V_{SS_EXT} pin is grounded, FETs in the switch are biased with an internal negative voltage generator. For applications that require the lowest possible spur performance, V_{SS_EXT} can be applied externally to bypass the internal negative voltage generator.

Absolute Maximum Ratings

Exceeding absolute maximum ratings listed in **Table 1** may cause permanent damage. Operation should be restricted to the limits in **Table 2**. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

ESD Precautions

When handling this UltraCMOS device, observe the same precautions as with any other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in **Table 1**.

Latch-up Immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

Table 1 • Absolute Maximum Ratings for PE42553

Parameter/Condition	Min	Max	Unit
Supply voltage, V _{DD}	-0.3	5.5	V
Digital input voltage, CTRL	-0.3	3.6	V
LS input voltage	-0.3	3.6	V
RF input power, CW (RFC–RFX) ⁽¹⁾ 9 kHz–10 MHz >10 MHz–8 GHz		Fig. 2, Fig. 3 37	dBm dBm
RF input power, pulsed (RFC–RFX) ⁽²⁾ 9 kHz–10 MHz >10 MHz–8 GHz		Fig. 2, Fig. 3 Fig. 4, Fig. 5	dBm dBm
RF input power into terminated ports, CW (RFX) ⁽¹⁾ 9–800 kHz >800 kHz–8 GHz		Fig. 2, Fig. 3 28	dBm dBm
Maximum junction temperature		+150	°C
Storage temperature range	-65	+150	°C

Table 1 • Absolute Maximum Ratings for PE42553

Parameter/Condition	Min	Max	Unit
ESD voltage HBM ⁽³⁾ RF pins to GND All pins		4000 2500	V V
ESD voltage MM, all pins ⁽⁴⁾		200	V
ESD voltage CDM, all pins ⁽⁵⁾		1000	V

Notes:

- 1) 100% duty cycle, all bands, 50Ω.
- 2) Pulsed, 5% duty cycle of 4620 µs period, 50Ω.
- 3) Human body model (MIL-STD 883 Method 3015).
- 4) Machine model (JEDEC JESD22-A115).
- 5) Charged device model (JEDEC JESD22-C101).

Recommended Operating Conditions

Table 2 list the recommending operating condition for PE42553. Devices should not be operated outside the recommended operating conditions listed below.

Table 2 • Recommended Operating Condition for PE42553

Parameter	Min	Typ	Max	Unit
Normal mode ($V_{SS_EXT} = 0V$)⁽¹⁾				
Supply voltage, V_{DD}	2.3		5.5	V
Supply current, I_{DD}		120	200	μA
Bypass mode ($V_{SS_EXT} = -3.4V$, $V_{DD} \geq 3.4V$ for full spec. compliance)⁽²⁾				
Supply voltage, V_{DD}	2.6	3.4	5.5	V
Supply current, I_{DD}		50	80	μA
Negative supply voltage, V_{SS_EXT}	-3.6		-2.6	V
Negative supply current, I_{SS}	-40	-16		μA
Normal or Bypass mode				
Digital input high, CTRL	1.17		3.6	V
Digital input low, CTRL	-0.3		0.6	V
Digital input current, I_{CTRL}			10	μA
RF input power, CW (RFC–RFX) ⁽³⁾ 9 kHz–10 MHz >10 MHz–8 GHz			Fig. 2, Fig. 3 36	dBm dBm
RF input power, pulsed (RFC–RFX) ⁽⁴⁾ 9 kHz–10 MHz >10 MHz–8 GHz			Fig. 2, Fig. 3 Fig. 4, Fig. 5	dBm dBm
RF input power, hot switch, CW ⁽³⁾ 9–300 kHz >300 kHz–8 GHz			Fig. 2, Fig. 3 20	dBm dBm
RF input power into terminated ports, CW (RFX) ⁽³⁾ 9–600 kHz >600 kHz–8 GHz			Fig. 2, Fig. 3 26	dBm dBm
Operating temperature range	-40	+25	+85	°C
Notes:				
1) Normal mode: connect V_{SS_EXT} (pin 13) to GND ($V_{SS_EXT} = 0V$) to enable internal negative voltage generator.				
2) Bypass mode: use V_{SS_EXT} (pin 13) to bypass and disable internal negative voltage generator.				
3) 100% duty cycle, all bands, 50Ω .				
4) Pulsed, 5% duty cycle of 4620 μs period, 50Ω .				

Electrical Specifications

Table 3 provides the PE42553 key electrical specifications at 25 °C ($Z_S = Z_L = 50\Omega$), unless otherwise specified. Normal mode⁽¹⁾ is at $V_{DD} = 3.3V$ and $V_{SS_EXT} = 0V$. Bypass mode⁽²⁾ is at $V_{DD} = 3.4V$ and $V_{SS_EXT} = -3.4V$.

Table 3 • PE42553 Electrical Specifications

Parameter	Path	Condition	Min	Typ	Max	Unit
Operating frequency			9 kHz		8 GHz	As shown
Insertion loss	RFC–RFX	9 kHz–10 MHz 10 MHz–3 GHz 3–8 GHz		0.60 0.80 0.85	0.80 1.00 1.05	dB dB dB
Isolation	RFX–RFX	9 kHz–10 MHz 10 MHz–3 GHz 3–8 GHz	70 46 33	90 54 36		dB dB dB
		9 kHz–10 MHz 10 MHz–3 GHz 3–8 GHz	80 42 38	90 45 41		dB dB dB
		9 kHz–10 MHz 10 MHz–3 GHz 3–8 GHz		23 17 15		dB dB dB
Return loss (active port)	RFC–RFX	9 kHz–10 MHz 10 MHz–3 GHz 3–8 GHz		23 17 15		dB dB dB
Return loss (RFC port)	RFC–RFX	9 kHz–10 MHz 10 MHz–3 GHz 3–8 GHz		23 17 15		dB dB dB
Return loss (terminated port)	RFX	9 kHz–10 MHz 10 MHz–3 GHz 3–8 GHz		32 24 19		dB dB dB
Input 0.1dB compression point ⁽³⁾	RFC–RFX	10 MHz–8 GHz		Fig. 4 Fig. 5		dBm dBm
Input IP2	RFC–RFX	834 MHz, 1950 MHz		120		dBm
Input IP3	RFC–RFX	834 MHz, 1950 MHz and 2700 MHz		66		dBm
Settling time		50% CTRL to 0.05 dB final value		15	20	μs
Switching time		50% CTRL to 90% or 10% of RF		5.5	9.5	μs

Notes:

- 1) Normal mode: connect V_{SS_EXT} (pin 29) to GND ($V_{SS_EXT} = 0V$) to enable internal negative voltage generator.
- 2) Bypass mode: use V_{SS_EXT} (pin 29) to bypass and disable internal negative voltage generator.
- 3) The input 0.1dB compression point is a linearity figure of merit. Refer to **Table 2** for the RF input power (50Ω).

Switching Frequency

The PE42553 has a maximum 25 kHz switching rate in normal mode (pin 13 tied to ground). A faster switching rate is available in bypass mode (pin 13 tied to V_{SS_EXT}). The rate at which the PE42553 can be switched is then limited to the switching time as specified in [Table 3](#).

Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reached 50% of the final value and the point the output signal reaches within 10% or 90% of its target value.

Spur-Free Performance

The typical spurious performance of the PE42553 in normal mode is -152 dBm (pin 13 tied to ground). If spur-free performance is desired, the internal negative voltage generator can be disabled by applying a negative voltage to V_{SS_EXT} (pin 13).

Thermal Data

Ψ_{JT} (Ψ_{JT}), junction top-of-package, is a thermal metric to estimate junction temperature of a device on the customer application PCB (JEDEC JESD51-2).

$$\Psi_{JT} = (T_J - T_T)/P$$

where

Ψ_{JT} = junction-to-top of package characterization parameter, $^{\circ}\text{C}/\text{W}$

T_J = die junction temperature, $^{\circ}\text{C}$

T_T = package temperature (top surface, in the center), $^{\circ}\text{C}$

P = power dissipated by device, Watts

[Table 4 • Thermal Data for PE42553](#)

Parameter	Typ	Unit
Ψ_{JT}	41	$^{\circ}\text{C}/\text{W}$
Θ_{JA} , junction-to-ambient thermal resistance	93	$^{\circ}\text{C}/\text{W}$

Control Logic

[Table 5](#) provides the control logic truth table for the PE42553.

[Table 5 • Truth Table for PE42553](#)

LS	CTRL	RFC-RF1	RFC-RF2
0	0	OFF	ON
0	1	ON	OFF
1	0	ON	OFF
1	1	OFF	ON

Logic Select

The Logic Select feature is used to determine the definition for the CTRL pin.

Figure 2 • Power De-rating Curve for 9 kHz–10 MHz @ 25 °C Ambient (50Ω)^(*)

Note: * $V_{SS_EXT} = -V_{DD}$.




Figure 3 • Power De-rating Curve for 9 kHz–10 MHz @ 85 °C Ambient (50Ω)^(*)

Note: * $V_{SS_EXT} = -V_{DD}$.




Figure 4 • Power De-rating Curve for 10 MHz–8 GHz @ 25 °C Ambient (50Ω)^(*)

Note: * Normal mode at $2.3V \geq V_{DD} \geq 5.5V$ and $V_{SS_EXT} = 0V$, Bypass mode at $V_{DD} = 3.4V$ and $V_{SS_EXT} = -3.4V$.





Figure 5 • Power De-rating Curve for 10 MHz–8 GHz @ 85 °C Ambient (50Ω)^(*)

Note: * Normal mode at $2.3V \geq V_{DD} \geq 5.5V$ and $V_{SS_EXT} = 0V$, Bypass mode at $V_{DD} = 3.4V$ and $V_{SS_EXT} = -3.4V$.



Typical Performance Data

Figure 6–Figure 17 show the typical performance data @ 25 °C and $V_{DD} = 3.4V$ ($Z_S = Z_L = 50\Omega$), unless otherwise specified.

Figure 6 • *Insertion Loss vs Temperature (RFC–RFX)*




Figure 7 • Insertion Loss vs V_{DD} (RFC–RFX)




Figure 8 • RFC Port Return Loss vs Temperature




Figure 9 • RFC Port Return Loss vs V_{DD}




Figure 10 • Active Port Return Loss vs Temperature




Figure 11 • Active Port Return Loss vs V_{DD}




Figure 12 • Terminated Port Return Loss vs Temperature




Figure 13 • Terminated Port Return Loss vs V_{DD}




Figure 14 • Isolation vs Temperature (RFX-RFX)




Figure 15 • Isolation vs V_{DD} (RFX–RFX)




Figure 16 • Isolation vs Temperature (RFC–RFX)





Figure 17 • Isolation vs V_{DD} (RFC–RFX)




Evaluation Kit

The SPDT switch evaluation board was designed to ease customer evaluation of pSemi's PE42553. The RF common port is connected through a 50Ω transmission line via the SMA connector, J1. RF1 and RF2 ports are connected through 50Ω transmission lines via SMA connectors J2 and J3, respectively. A 50Ω through transmission line is available via SMA connectors J5 and J6, which can be used to de-embed the loss of the PCB. J4 provides DC and digital inputs to the device.

For the true performance of the PE42553 to be realized, the PCB must be designed in such a way that RF transmission lines and sensitive DC I/O traces are well isolated from one another.

Figure 18 • Evaluation Kit Layout for PE42553



Pin Information

This section provides pinout information for the PE42553. Figure 19 shows the pin map of this device for the available package. Table 6 provides a description for each pin.

Figure 19 • Pin Configuration (Top View)




Table 6 • Pin Descriptions for PE42553

Pin No.	Pin Name	Description
1, 3–6, 8–10, 12	GND	Ground
2	RF1 ⁽¹⁾	RF port 1
7	RFC ⁽¹⁾	RF common
11	RF2 ⁽¹⁾	RF port 2
13	V _{SS} _EXT ⁽²⁾	External V _{SS} negative voltage control
14	CTRL	Digital control logic input
15	LS	Logic Select: used to determine the definition for the CTRL pin (see Table 5)
16	V _{DD}	Supply voltage
Pad	GND	Exposed pad: ground for proper operation

Notes:

- 1) RF pins 2, 7 and 11 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.
- 2) Use V_{SS}_EXT (pin 13) to bypass and disable internal negative voltage generator. Connect V_{SS}_EXT (pin 13) to GND (V_{SS}_EXT = 0V) to enable internal negative voltage generator.

Packaging Information


This section provides packaging data including the moisture sensitivity level, package drawing, package marking and tape-and-reel information.

Moisture Sensitivity Level

The moisture sensitivity level rating for the PE42553 in the 16-lead 3 × 3 mm QFN package is MSL3.

Package Drawing

Figure 20 • Package Mechanical Drawing for 16-lead 3 × 3 × 0.85 mm QFN



Top-Marking Specification


Figure 21 • Package Marking Specifications for PE42553



- = Pin 1 indicator
- YY = Last two digits of assembly year
- WW = Assembly work week
- ZZZZZZ = Assembly lot code (maximum six characters)

Tape and Reel Specification

Figure 22 • Tape and Reel Specifications for 16-lead $3 \times 3 \times 0.85$ mm QFN




Ao	3.30 ± 0.1
Bo	3.30 ± 0.1
Ko	1.10 ± 0.1
F	5.50 ± 0.05
P1	8.00 ± 0.1
W	12.00 ± 0.3

Notes:

1. Measured from centerline of sprocket hole to centerline of pocket.
2. Cumulative tolerance of 10 sprocket holes ± 0.20 .
3. Measured from centerline of sprocket hole to centerline of sprocket.

Dimensions are in millimeters unless otherwise specified.



Device Orientation in Tape

Ordering Information

Table 7 lists the available ordering codes for the PE42553 as well as available shipping methods.

Table 7 • Order Codes for PE42553

Order Codes	Description	Packaging	Shipping Method
PE42553A-Z	PE42553 SPDT RF switch	Green 16-lead 3 × 3 mm QFN	3000 units / T&R
PE42553B-Z	PE42553 SPDT RF switch	Green 16-lead 3 × 3 mm QFN	3000 units / T&R
EK42553-01	PE42553 Evaluation kit	Evaluation kit	1 / Box
EK42553-02	PE42553 Evaluation kit	Evaluation kit	1 / Box

Document Categories

Advance Information

The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification

The datasheet contains preliminary data. Additional data may be added at a later date. pSemi reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The datasheet contains final data. In the event pSemi decides to change the specifications, pSemi will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

Sales Contact

For additional information, contact Sales at sales@psemi.com.

Disclaimers

The information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user's own risk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Patent Statement

pSemi products are protected under one or more of the following U.S. patents: patents.psemi.com

Copyright and Trademark

©2016, 2018 pSemi Corporation. All rights reserved. The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.

