
## **Ordering Information**

Part Number	Input	Junction Temperature Range	Package
MIC4103YM	CMOS	–40° to +125°C	8-Pin SOIC
MIC4104YM	TTL	–40° to +125°C	8-Pin SOIC

## **Pin Configuration**



### **Pin Description**

Pin Number	Pin Name	Pin Function
1	VDD	Positive Supply to lower gate drivers. Decouple this pin to VSS (Pin 7). Bootstrap diode connected to HB (pin 2).
2	HB	High-Side Bootstrap supply. External bootstrap capacitor is required. Connect positive side of bootstrap capacitor to this pin. Bootstrap diode is on-chip.
3	НО	High-Side Output. Connect to gate of High-Side power MOSFET.
4	HS	High-Side Source connection. Connect to source of High-Side power MOSFET. Connect negative side of bootstrap capacitor to this pin.
5	HI	High-Side input.
6	LI	Low-Side input.
7	VSS	Chip negative supply, generally will be ground.
8	LO	Low-Side Output. Connect to gate of Low-Side power MOSFET.

## Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>DD</sub> , V <sub>HB</sub> – V <sub>HS</sub> ) –0.3V to 18V
Input Voltages (V <sub>LI</sub> , V <sub>HI</sub> )–0.3V to V <sub>DD</sub> + 0.3V
Voltage on LO (V <sub>LO</sub> ) –0.3V to V <sub>DD</sub> + 0.3V
Voltage on HO (V <sub>HO</sub> )V <sub>HS</sub> – 0.3V to V <sub>HB</sub> + 0.3V
Voltage on HS (continuous)1V to 110V
Voltage on HB118V
Average Current in VDD to HB Diode
Junction Temperature (T <sub>J</sub> )–55°C to +150°C
Storage Temperature (T <sub>s</sub> )–60°C to +150°C
ESD RatingNote 3

## Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>DD</sub> )+9V to +16V
Voltage on HS1V to 100V
Voltage on HS (repetitive transient)5V to 105V
HS Slew Rate50V/ns
Voltage on HB and
VHS $V_{HS}$ + 8V to $V_{HS}$ + 16V
VDD $V_{DD}$ - 1V to $V_{DD}$ + 100V
Junction Temperature (T <sub>J</sub> )–40°C to +125°C
Junction Thermal Resistance
SOIC-8L (θ <sub>JA</sub> )140°C/W

## Electrical Characteristics<sup>(4, 5)</sup>

 $V_{DD} = V_{HB} = 12V; V_{SS} = V_{HS} = 0V; No \text{ load on LO or HO}; T_A = +25^{\circ}C; unless noted. \text{ Bold values indicate } -40^{\circ}C \le TJ \le +125^{\circ}C.$ 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Supply C	urrent					
I <sub>DD</sub>	V <sub>DD</sub> Quiescent Current	LI = HI = 0V		40	150 <b>200</b>	μA
I <sub>DDO</sub>	V <sub>DD</sub> Operating Current	f = 500kHz		3.0	4.0	mA
I <sub>HB</sub>	Total HB Quiescent Current	LI = HI = 0V		25	150 <b>200</b>	μA
I <sub>HBO</sub>	Total HB Operating Current	f = 500kHz		1.5	2.5 <b>3</b>	mA
I <sub>HBS</sub>	HB to $V_{SS}$ Current, Quiescent	$V_{HS} = V_{HB} = 110V$		0.05	1 <b>30</b>	μA
Input Pin	s: MIC4103 (CMOS Input)				-	-
V <sub>IL</sub>	Low-Level Input Voltage Threshold		4 3	5.3		V
V <sub>IH</sub>	High-Level Input Voltage Threshold			5.7	7 8	V
VIHYS	Input Voltage Hysteresis			0.4		V
RI	Input Pull-Down Resistance		100	200	500	kΩ
Input Pin	s: MIC4104 (TTL Input)	·				-
VIL	Low-Level Input Voltage Threshold		0.8	1.5		V
V <sub>IH</sub>	High-Level Input Voltage Threshold			1.5	2.2	V
RI	Input Pull-Down Resistance		100	200	500	kΩ
Undervo	tage Protection			·	•	•
V <sub>DDR</sub>	V <sub>DD</sub> Rising Threshold		6.5	7.4	8.0	V
V <sub>DDH</sub>	V <sub>DD</sub> Threshold Hysteresis			0.5		V
$V_{\text{HBR}}$	HB Rising Threshold		6.0	7.0	8.0	V
V <sub>HBH</sub>	HB Threshold Hysteresis			0.4		V

#### Notes:

1. Exceeding the absolute maximum ratings may damage the device.

2. The device is not guaranteed to function outside its operating ratings.

Devices are ESD sensitive. Handling precautions are recommended. Human body model,  $1.5k\Omega$  in series with 100pF. 3.

# 4. Specification for packaged product only Electrical Characteristics<sup>(4, 5)</sup> (Continued)

		105°C unloss noted <b>Dold</b> values indicate 40°C <	TI < 110500
V D D = V H B = 1 / V, $V S S = V H S$	$= UV$ . NO 1020 ON LU OF $\Box U$ . IA $\equiv$	+25°C; unless noted. <b>Bold</b> values indicate –40°C ≤	$1J \le \pm 1/5^{-1}U_{2}$

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Bootstrap	Diode	·				
V <sub>DL</sub>	Low-Current Forward Voltage	I <sub>VDD-HB</sub> = 100μA		0.4	0.55 <b>0.70</b>	V
V <sub>DH</sub>	High-Current Forward Voltage	I <sub>VDD-HB</sub> = 100mA		0.7	0.8 <b>1.0</b>	V
R <sub>D</sub>	Dynamic Resistance	I <sub>VDD-HB</sub> = 100mA		1.0	1.5 <b>2.0</b>	Ω
LO Gate I	Driver					
V <sub>OLL</sub>	Low-Level Output Voltage	I <sub>LO</sub> = 160mA		0.18	0.3 <b>0.4</b>	V
V <sub>OHL</sub>	High-Level Output Voltage	$I_{\text{LO}} = -100 \text{mA},  V_{\text{OHL}} = V_{\text{DD}} - V_{\text{LO}}$		0.25	0.3 <b>0.45</b>	V
I <sub>OHL</sub>	Peak Sink Current	$V_{LO} = 0V$		3		А
I <sub>OLL</sub>	Peak Source Current	$V_{LO} = 12V$		2		А
HO Gate	Driver					
V <sub>OLH</sub>	Low-Level Output Voltage	I <sub>HO</sub> = 160mA		0.22	0.3 <b>0.4</b>	V
V <sub>OHH</sub>	High-Level Output Voltage	$I_{HO} = -100 \text{mA}, V_{OHH} = V_{HB} - V_{HO}$		0.25	0.3 <b>0.45</b>	V
I <sub>ОНН</sub>	Peak Sink Current	V <sub>HO</sub> = 0V		3		А
I <sub>OLH</sub>	Peak Source Current	V <sub>HO</sub> = 12V		2		Α
Switching	g Specifications					
t <sub>LPHL</sub>	Lower Turn-Off Propagation Delay (LI Falling to LO Falling)	(MIC4103)		24	45	ns
t <sub>HPHL</sub>	Upper Turn-Off Propagation Delay (HI Falling to HO Falling)	(MIC4103)		24	45	ns
t <sub>LPLH</sub>	Lower Turn-On Propagation Delay (LI Rising to LO Rising)	(MIC4103)		24	45	ns
t <sub>HPLH</sub>	Upper Turn-On Propagation Delay (HI Rising to HO Rising)	(MIC4103)		24	45	ns
t <sub>lphl</sub>	Lower Turn-Off Propagation Delay (LI Falling to LO Falling)	(MIC4104)		24	45	ns
t <sub>HPHL</sub>	Upper Turn-Off Propagation Delay (HI Falling to HO Falling)	(MIC4104)		24	45	ns
t <sub>LPLH</sub>	Lower Turn-On Propagation Delay (LI Rising to LO Rising)	(MIC4104)		24	45	ns
t <sub>HPLH</sub>	Upper Turn-On Propagation Delay (HI Rising to HO Rising)	(MIC4104)		24	45	ns
t <sub>MON</sub>	Delay Matching: Lower Turn-On and Upper Turn-Off			3	8 10	ns
t <sub>MOFF</sub>	Delay Matching: Lower Turn-Off and Upper Turn-On			3	8 10	ns
t <sub>RC</sub>	Output Rise Time	C <sub>L</sub> = 1000pF		10		ns
t <sub>FC</sub>	Output Fall Time	C <sub>L</sub> = 1000pF		6		ns

## Electrical Characteristics<sup>(4, 5)</sup> (Continued)

 $V_{DD} = V_{HB} = 12V; V_{SS} = V_{HS} = 0V; \text{ No load on LO or HO}; T_A = +25^{\circ}C; \text{ unless noted. Bold values indicate } -40^{\circ}C \leq TJ \leq +125^{\circ}C.$ 


Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Switching	Specifications (Continued)		·			
t <sub>R</sub>	Output Rise Time (3V to 9V)	$C_L = 0.1 \mu F$		0.4	0.6 <b>0.8</b>	μs
t <sub>F</sub>	Output Fall Time (3V to 9V)	$C_L = 0.1 \mu F$		0.2	0.3 <b>0.4</b>	μs
t <sub>PW</sub>	Minimum Input Pulse Width that Changes the Output	Note 6			50	ns
t <sub>BS</sub>	Bootstrap Diode Turn-On or Turn-Off Time			10		ns


Notes:

5. All voltages relative to Pin 7,  $V_{\text{SS}}$  unless otherwise specified

6. Guaranteed by design. Not production tested.

## **Timing Diagrams**






#### Note:


All propagation delays are measured from the 50% voltage level.

Downloaded from Arrow.com.


## **Typical Characteristics**



### **Typical Characteristics (Continued)**



## **Functional Diagram**



### **Functional Description**

The MIC4103 is a high-voltage, non-inverting, dual MOSFET driver that is designed to independently drive both high-side and low-side N-Channel MOSFETs. The block diagram of the MIC4103 is shown in the *Functional Diagram*.

Both drivers contain an input buffer with hysteresis, a UVLO circuit and an output buffer. The high-side output buffer includes a high-speed level-shifting circuit that is referenced to the HS pin. An internal diode is used as part of a bootstrap circuit to provide the drive voltage for the high-side output.

#### Startup and UVLO

The UVLO circuit forces the driver output low until the supply voltage exceeds the UVLO threshold. The low-side UVLO circuit monitors the voltage between the VDD and VSS pins. The high-side UVLO circuit monitors the voltage between the HB and HS pins. Hysteresis in the UVLO circuit prevents noise and finite circuit impedance from causing chatter during turn-on.

#### Input Stage

The MIC4103 and MIC4104 have different input stages, which lets these parts cover a wide range of driver applications. Both the HI and LI pins are referenced to the VSS pin.

The MIC4103 has a high-impedance, CMOS compatible input threshold and is recommended for applications where the input signal is noisy or where the input signal swings the full range of voltage (from  $V_{DD}$  to GND). There is typically 400mV of hysteresis on the input pins throughout the  $V_{DD}$  range. The hysteresis improves noise immunity and prevents input signals with slow rise times from falsely triggering the output. The threshold voltage of the MIC4103 varies proportionally with the  $V_{DD}$  supply voltage.

The amplitude of the input signal affects the VDD supply current.  $V_{IN}$  voltages that are a diode drop less than the  $V_{DD}$  supply voltage will cause an increase in the VDD pin current. The graph in Figure 1 shows the typical dependence between  $I_{VDD}$  and  $V_{IN}$  for  $V_{DD}$  = 12V.




Figure 1. MIC4103 Supply Current vs. Input Voltage

The MIC4104 has a TTL compatible input range and is recommended for use with inputs signals whose amplitude is less than the supply voltage. The threshold level is independent of the VDD supply voltage and there is no dependence between  $I_{VDD}$  and the input signal amplitude with the MIC4104. This feature makes the MIC4104 an excellent level translator that will drive high threshold MOSFETs from a low voltage PWM IC.

#### Low-Side Driver

A block diagram of the low-side driver is shown in Figure 2. The low-side driver is designed to drive a ground (VSS pin) referenced N-channel MOSFET. Low driver impedances allow the external MOSFET to be turned on and off quickly. The rail-to-rail drive capability of the output ensures full enhancement of the external MOSFET.

A high level applied to LI pin causes the upper driver FET to turn on and  $V_{DD}$  voltage is applied to the gate of the external MOSFET. A low level on the LI pin turns off the upper driver and turns on the low side driver to ground the gate of the external MOSFET.




Figure 2. Low-Side Driver Block Diagram

#### **High-Side Driver and Bootstrap Circuit**

A block diagram of the high-side driver and bootstrap circuit is shown in Figure 3. This driver is designed to drive a floating N-channel MOSFET, whose source terminal is referenced to the HS pin.




Figure 3. High-Side Driver and Bootstrap Circuit Block Diagram

A low-power, high-speed, level shifting circuit isolates the low-side (VSS pin) referenced circuitry from the high-side (HS pin) referenced driver. Power to the high-side driver and UVLO circuit is supplied by the bootstrap circuit while the voltage level of the HS pin is shifted high.

The bootstrap circuit consists of an internal diode and external capacitor,  $C_B$ . In a typical application, such as the synchronous buck converter shown in Figure 4, the HS pin is at ground potential while the low-side MOSFET is on. The internal diode allows capacitor  $C_B$  to charge up to  $V_{DD} - V_D$  during this time (where  $V_D$  is the forward voltage drop of the internal diode). After the low-side MOSFET is turned off and the HO pin turns on, the voltage across capacitor  $C_B$  is applied to the gate of the upper external MOSFET. As the upper MOSFET turns on, voltage on the HS pin rises with the source of the high-side MOSFET until it reaches  $V_{IN}$ . As the HS and HB pin rise, the internal diode is reverse biased preventing capacitor  $C_B$  from discharging.




Figure 4. High-Side Driver and Bootstrap Circuit

#### **Power Dissipation Considerations**

Power dissipation in the driver can be separated into three areas:

- Internal diode dissipation in the bootstrap circuit
- Internal driver dissipation
- Quiescent current dissipation used to supply the internal logic and control functions.

#### **Bootstrap Circuit Power Dissipation**

Power dissipation of the internal bootstrap diode primarily comes from the average charging current of the  $C_B$  capacitor times the forward voltage drop of the diode. Secondary sources of diode power dissipation are the reverse leakage current and reverse recovery effects of the diode.

The average current drawn by repeated charging of the high-side MOSFET is calculated by Equation 1:

$$I_{F(AVE)} = Q_{GATE} \times f_S$$
 Eq. 1

Where:

 $Q_{GATE}$  = Total Gate charge at V<sub>HB</sub> f<sub>S</sub> = Gate drive switching frequency

The average power dissipated by the forward voltage drop of the diode equals as shown in Equation 2:

$$P_{\text{DIODE}_{FWD}} = I_{F(AVE)} \times V_F$$
 Eq. 2

Where:

 $V_F$  = Diode-forward voltage drop.

The value of V<sub>F</sub> should be taken at the peak current through the diode; however, this current is difficult to calculate because of differences in source impedances. The peak current can either be measured or the value of V<sub>F</sub> at the average current can be used and will yield a good approximation of diode power dissipation.

The reverse leakage current of the internal bootstrap diode is typically  $11\mu$ A at a reverse voltage of 100V and  $125^{\circ}$ C. Power dissipation due to reverse leakage is typically much less than 1mW and can be ignored.

Reverse recovery time is the time required for the injected minority carriers to be swept away from the depletion region during turn-off of the diode. Power dissipation due to reverse recovery can be calculated by computing the average reverse current due to reverse recovery charge times the reverse voltage across the diode.

### **Application Information**

The average reverse current and power dissipation due to reverse recovery can be estimated by:

$$I_{RR(AVE)} = 0.5 \times t_{ff} \times f_{S}$$

$$P_{DIODE_{RR}} = I_{RR(AVE)} \times V_{REF}$$
Eq. 3

Where:

IRRM = Peak reverse recovery current

The total diode power dissipation is:

$$P_{DIODE_{TOTAL}} = P_{DIODEFWD} + P_{DIODERR}$$
 Eq. 4

An optional external bootstrap diode may be used instead of the internal diode (Figure 5). An external diode may be useful if high gate charge MOSFETs are being driven and the power dissipation of the internal diode is contributing to excessive die temperatures. The voltage drop of the external diode must be less than the internal diode for this option to work. The reverse voltage across the diode will be equal to the input voltage minus the V<sub>DD</sub> supply voltage. A 100V Schottky diode will work for most 72V input telecom applications. The above equations can be used to calculate power dissipation in the external diode, however, if the external diode has significant reverse leakage current, the power dissipated in that diode due to reverse leakage can be calculated as:

$$P_{\text{DIODE}_{\text{REV}}} = I_{\text{R}} \times V_{\text{REV}} \times (1-D)$$
 Eq. 5

Where:

 $I_R$  = Reverse current flow at  $V_{REV}$  and  $T_J$ 

 $V_{REV}$  = Diode reverse voltage

 $D = Duty cycle = t_{ON} / f_{S}$ 

f<sub>S</sub> = Power supply switching frequency

The on-time is the time the high-side switch is conducting. In most power supply topologies, the diode is reverse biased during the switching cycle off-time.




Figure 5. Optional Bootstrap Diode

#### Gate Driver Power Dissipation

Power dissipation in the output driver stage is mainly caused by charging and discharging the gate to source and gate to drain capacitance of the external MOSFET. Figure 6 shows a simplified equivalent circuit of the MIC4103 driving an external MOSFET.




Figure 6. MIC4103 Driving an External MOSFET

#### Dissipation during the External MOSFET Turn-On

Energy from capacitor  $C_B$  is used to charge up the input capacitance of the MOSFET ( $C_{GD}$  and  $C_{GS}$ ). The energy delivered to the MOSFET is dissipated in the three resistive components,  $R_{ON}$ ,  $R_G$ , and  $R_{G\_FET}$ .  $R_{ON}$  is the on resistance of the upper driver MOSFET in the MIC4103.  $R_G$  is the series resistor (if any) between the driver IC and the MOSFET.  $R_{G\_FET}$  is the gate resistance of the MOSFET.  $R_{G\_FET}$  is usually listed in the power MOSFET's specifications. The ESR of capacitor  $C_B$  and the resistance of the connecting trace can be ignored since they are much less than  $R_{ON}$  and  $R_{G\_FET}$ .

The effective capacitance of  $C_{GD}$  and  $C_{GS}$  is difficult to calculate since they vary non-linearly with  $I_D$ ,  $V_{GS}$ , and  $V_{DS}$ .

Downloaded from Arrow.com.

Fortunately, most power MOSFET specifications include a typical graph of total gate charge vs.  $V_{GS}$ . Figure 7 shows a typical gate charge curve for an arbitrary power MOSFET. This chart shows that for a gate voltage of 10V, the MOSFET requires about 23.5nC of charge. The energy dissipated by the resistive components of the gate drive circuit during turn-on is calculated as:

$$E = \frac{1}{2} \times C_{ISS} \times V_{GS}^{2} \qquad \text{Eq. 6}$$

but,

 $Q = C \times V$ 

S0,

$$E = \frac{1}{2} \times Q_G \times V_{GS} \qquad \qquad Eq. 7$$

Where:

 $C_{\mbox{\scriptsize ISS}}$  is the total gate capacitance of the MOSFET




Figure 7. Typical Gate Charge vs. V<sub>GS</sub>

The same energy is dissipated by  $R_{OFF}$ ,  $R_G$ , and  $R_{G_FET}$  when the driver IC turns the MOSFET off. Assuming  $R_{ON}$  is approximately equal to  $R_{OFF}$ , the total energy and power dissipated by the resistive drive elements is:

$$E_{DRIVER} = Q_G \times V_{GS}$$

and,

$$P_{DRIVER} = Q_G \times V_{GS} \times f_S$$

Where:

 $E_{DRIVER}$  = Energy dissipated per switching cycle.

PDRIVER = Power dissipated by switching the MOSFET on and off.

QG = Total gate charge at VGS.

VGS = the gate-to-source voltage on the MOSFET.

fS = Switching frequency of the gate drive circuit.

The power dissipated inside the MIC4103/4 is equal to the ratio of R<sub>ON</sub> and R<sub>OFF</sub> to the external resistive losses in R<sub>G</sub> and R<sub>G\_FET</sub>. Letting R<sub>ON</sub> = R<sub>OFF</sub>, the power dissipated in the MIC4103 due to driving the external MOSFET is:

$$P_{\text{DISS}_{\text{DRIVE}}} = P_{\text{DRIVER}} \frac{R_{\text{ON}}}{R_{\text{ON}} + R_{\text{G}} + R_{\text{G}}} \text{ Eq. 8}$$

#### **Supply Current Power Dissipation**

Power is dissipated in the MIC4103 even if there is nothing being driven. The supply current is drawn by the bias for the internal circuitry, the level shifting circuitry, and shoot-through current in the output drivers. The supply current is proportional to operating frequency and the  $V_{DD}$  and  $V_{HB}$  voltages. The typical characteristic graphs show how supply current varies with switching frequency and supply voltage.

The power dissipated by the MIC4103 due to supply current is:

$$P_{DISS_{SUPPLY}} = V_{DD} \times I_{DD} + V_{HB} \times I_{HB}$$
 Eq. 9

#### **Total Power Dissipation and Thermal Considerations**

Total power dissipation in the MIC4103 or MIC4104 is equal to the power dissipation caused by driving the external MOSFETs, the supply current, and the internal bootstrap diode.

$$P_{DISS_{TOTAL}} = P_{DISS_{SUPPLY}} + P_{DISS_{DRIVE}} + P_{DIODE_{TOTAL}}$$
Eq. 10

The die temperature may be calculated once the total power dissipation is known.

$$T_{J} = T_{A} + P_{DISS_{TOTAL}} \times \theta_{JA}$$
 Eq. 11

Where:

 $T_A$  = Maximum ambient temperature.

 $T_J$  = Junction temperature (°C)

 $P_{DISS_{TOTAL}}$  = Power dissipation of the MIC4103/4.

 $\theta_{\text{JC}}$  = Thermal resistance from junction-to-ambient air (°C/W)

#### Propagation Delay and Delay Matching and other Timing Considerations

Propagation delay and signal timing is an important consideration in a high-performance power supply. The MIC4103 is designed not only to minimize propagation delay but to minimize the mismatch in delay between the high-side and low-side drivers.

Fast propagation delay between the input and output drive waveform is desirable. It improves overcurrent protection by decreasing the response time between the control signal and the MOSFET gate drive. Minimizing propagation delay also minimizes phase shift errors in power supplies with wide bandwidth control loops.

Many power supply topologies use two switching MOSFETs operating 180° out of phase from each other. These MOSFETs must not be on at the same time or a short circuit will occur, causing high peak currents and higher power dissipation in the MOSFETs. The MIC4103 and MIC4104 output gate drivers are not designed with anti-shoot-through protection circuitry. The output drive signals simply follow the inputs. The power supply design must include timing delays (dead-time) between the input signals to prevent shoot-through.

The MIC4103 and MIC4104 drivers specify delay matching between the two drivers to help improve power supply performance by reducing the amount of dead-time required between the input signals.

Care must be taken to insure the input signal pulse width is greater than the minimum specified pulse width. An input signal that is less than the minimum pulse width may result in no output pulse or an output pulse whose width is significantly less than the input.

The maximum duty cycle (ratio of high-side on-time to switching period) is controlled by the minimum pulse width of the low side and by the time required for the  $C_B$  capacitor to charge during the off-time.

Adequate time must be allowed for the  $C_B$  capacitor to charge up before the high-side driver is turned on.

#### **Decoupling and Bootstrap Capacitor Selection**

Decoupling capacitors are required for both the low-side (V<sub>DD</sub>) and high-side (HB) supply pins. These capacitors supply the charge necessary to drive the external MOSFETs as well as minimize the voltage ripple on these pins. The capacitor from HB to HS serves double duty by providing decoupling for the high-side circuitry as well as providing current to the high-side circuit while the high-side external MOSFET is on. ceramic capacitors are recommended because of their low impedance and small size. Z5U type ceramic capacitor dielectrics are not recommended due to the large change in capacitance over temperature and voltage. A minimum value of 0.1µf is required for each of the capacitors, regardless of the MOSFETs being driven. Larger MOSFETs may require larger capacitance values for proper operation. The voltage rating of the capacitors depends on the supply voltage, ambient temperature, and the voltage derating used for reliability. 25V rated X5R or X7R ceramic capacitors are recommended for most applications. The minimum capacitance value should be increased if lowvoltage capacitors are used since even good quality dielectric capacitors, such as X5R, will lose 40% to 70% of their capacitance value at the rated voltage.

Placement of the decoupling capacitors is critical. The bypass capacitor for  $V_{DD}$  should be placed as close as possible between the VDD and VSS pins. The bootstrap capacitor (C<sub>B</sub>) for the HB supply pin must be located as close as possible between the HB and HS pins. The trace connections must be short, wide, and direct. The use of a ground plane to minimize connection impedance is recommended. Refer to *Grounding, Component Placement, and Circuit Layout* section for more information.

The voltage on the bootstrap capacitor drops each time it delivers charge to turn on the MOSFET. The voltage drop depends on the gate charge required by the MOSFET. Most MOSFET specifications specify gate charge vs.  $V_{GS}$  voltage. Based on this information and a recommended  $\Delta V_{HB}$  of less than 0.1V, the minimum value of bootstrap capacitance is calculated as:

$$C_B \ge \frac{Q_{GATE}}{\Delta V_{HB}}$$
 Eq. 12

Where:

 $Q_{GATE}$  = Total gate charge at V<sub>HB</sub>.

 $\Delta_{\text{HB}}$  = Voltage drop at the HB pin.

The decoupling capacitor for the  $V_{DD}$  input can be calculated with the same formula; however, the two capacitors are usually equal in value.

#### Grounding, Component Placement, and Circuit Layout

Nanosecond switching speeds and ampere peak currents in and around the MIC4103 and MIC4104 drivers require proper placement and trace routing of all components. Improper placement may cause degraded noise immunity, false switching, excessive ringing or circuit latch-up.

Figure 8 shows the critical current paths when the driver outputs go high and turn on the external MOSFETs. It also helps demonstrate the need for a low impedance ground plane. Charge needed to turn-on the MOSFET gates comes from the decoupling capacitors  $C_{VDD}$  and  $C_B$ . Current in the low-side gate driver flows from  $C_{VDD}$  through the internal driver, into the MOSFET gate and out the Source. The return connection back to the decoupling capacitor is made through the ground plane. Any inductance or resistance in the ground return path causes a voltage spike or ringing to appear on the source of the MOSFET. This voltage works against the gate drive voltage and can either slow down or turn off the MOSFET during the period where it should be turned on.

Current in the high-side driver is sourced from capacitor  $C_B$  and flows into the HB pin and out the HO pin, into the gate of the high side MOSFET. The return path for the current is from the source of the MOSFET and back to capacitor  $C_B$ . The high-side circuit return path usually does not have a low impedance ground plane so the trace connections in this critical path should be short and wide to minimize parasitic inductance.

As with the low-side circuit, impedance between the MOSFET source and the decoupling capacitor causes negative voltage feedback which fights the turn-on of the MOSFET.

It is important to note that capacitor CB must be placed close to the HB and HS pins. This capacitor not only provides all the energy for turn-on but it must also keep HB pin noise and ripple low for proper operation of the highside drive circuitry.




Figure 8. Turn-On Current Paths

Figure 9 shows the critical current paths when the driver outputs go low and turn off the external MOSFETs. Short, low impedance connections are important during turn-off for the same reasons given in the turn-on explanation. Remember that during turn-off current flowing through the internal diode replenishes charge in the bootstrap capacitor (CB).




Figure 9. Turn-Off Current Paths

The following circuit guidelines should be adhered to for optimum circuit performance:

- 1. The  $V_{DD}$  and HB bypass capacitors must be placed close to the supply and ground pins. It is critical that the trace length between the high side decoupling capacitor ( $C_B$ ) and the HB & HS pins be minimized to reduce trace inductance.
- 2. A ground plane should be used to minimize parasitic inductance and impedance of the return paths. The MIC4103 is capable of greater than 2A peak currents and any impedance between the MIC4103, the decoupling capacitors, and the external MOSFET will degrade the performance of the driver.
- 3. Trace out the high di/dt and dv/dt paths (as shown in Figure 8 and Figure 9) and minimize trace length and loop area for these connections. Minimizing these parameters decreases the parasitic inductance and the radiated EMI generated by fast rise and fall times.




Figure 10. Synchronous Buck Converter Power Stage

A typical layout of a synchronous buck converter power stage (Figure 10) is shown in Figure 11.

The circuit is configured as a synchronous buck power stage. The high-side MOSFET drain connects to the input supply voltage and the source connects to the switching node. The low-side MOSFET drain connects to the switching node and its source is connected to ground. The buck converter output inductor (not shown) would connect to the switching node. The high-side drive trace, HO, is routed on top of its return trace, HS, to minimize loop area and parasitic inductance. The low-side drive trace LO is routed over the ground plane which minimizes the impedance of that current path. The decoupling capacitors,  $C_B$  and  $C_{VDD}$  are placed to minimize trace length between the capacitors and their respective pins.

This close placement is necessary to efficiently charge capacitor  $C_B$  when the HS node is low. All traces are 0.025" wide or greater to reduce impedance.  $C_{IN}$  is used to decouple the high current path through the MOSFETs.





Figure 11. Typical Layout of a Synchronous Buck Converter Power Stage

## Package Information and Recommended Landing Pattern<sup>(7)</sup>



#### Note:

7. Package information is correct as of the publication date. For updates and most current information, go to <u>www.micrel.com</u>.

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel, Inc. is a leading global manufacturer of IC solutions for the worldwide high performance linear and power, LAN, and timing & communications markets. The Company's products include advanced mixed-signal, analog & power semiconductors; high-performance communication, clock management, MEMs-based clock oscillators & crystal-less clock generators, Ethernet switches, and physical layer transceiver ICs. Company customers include leading manufacturers of enterprise, consumer, industrial, mobile, telecommunications, automotive, and computer products. Corporation headquarters and state-of-the-art wafer fabrication facilities are located in San Jose, CA, with regional sales and support offices and advanced technology design centers situated throughout the Americas, Europe, and Asia. Additionally, the Company maintains an extensive network of distributors and reps worldwide.

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this datasheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.