

MB95F314E/F314L/F316E/F316L/F318E/F318L MB95F374E/F374L/F376E/F376L/F378E/F378L

New 8FX MB95310L/370L Series 8-bit Microcontrollers

MB95310L/370L is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

Features

F²MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.

Clock

- Selectable main clock source
 - Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)
 - □ External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)
- $\hfill \square$ Main CR clock (1/8/10/12.5 MHz $\pm 2\%,$ maximum machine clock frequency: 12.5 MHz)
- □ Main PLL clock (up to 16.25 MHz, maximum machine clock frequency: 16.25 MHz)
- Selectable subclock source
 - □ Sub-OSC clock (32.768 kHz)
 - □ External clock (32.768 kHz)
 - □ Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

Timer

- 8/16-bit composite timer
- 8/16-bit PPG
- 16-bit reload timer
- Event counter
- Time-base timer
- Watch prescaler

UART-SIO

- Capable of clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer
- Full duplex double buffer

I²C

Built-in wake-up function

External interrupt

- Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
- Can be used to wake up the device from different low power consumption (standby) modes

8/10-bit A/D converter

8-bit or 10-bit resolution can be selected

LCD controller (LCDC)

- 40 SEG × 4 COM (MB95F314E/F314L/F316E/F316L/F318E/F318L)
- 32 SEG × 4 COM (MB95F374E/F374L/F376E/F376L/F378E/F378L)
- Internal divider resistor
- With blinking function

Low power consumption (standby) modes

- Stop mode
- Sleep mode
- Watch mode
- Time-base timer mode

I/O port

 MB95F314E/F314L/F316E/F316L/F318E/F318L (maximum no. of I/O ports: 71)

> General-purpose I/O ports (N-ch open drain): 3 General-purpose I/O ports (CMOS I/O): 68

 MB95F374E/F374L/F376E/F376L/F378E/F378L (maximum no. of I/O ports: 55)

> General-purpose I/O ports (N-ch open drain): 3 General-purpose I/O ports (CMOS I/O): 52

On-chip debug

- 1-wire serial control
- Serial writing supported (asynchronous mode)

Hardware/software watchdog timer

- Built-in hardware watchdog timer
- Built-in software watchdog timer

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 002-07519 Rev. *B Revised August 24, 2017



Low-voltage detection reset circuit

- Built-in low-voltage detector
- Three configurable low-voltage detection levels for generating reset
- Five configurable low-voltage detection levels for generating interrupts

Clock supervisor counter

Built-in clock supervisor counter function

Programmable port input voltage level

CMOS input level / hysteresis input level

Dual operation Flash memory

The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.

Flash memory security function

Protects the content of the Flash memory

Document Number: 002-07519 Rev. *B Page 2 of 80

MB95310L/370L Series



Contents

Product Line-up	3
Oscillation Stabilization Wait Time	7
Packages And Corresponding Products	7
Differences Among Products And Notes On	
Product Selection	8
Pin Assignment	9
Pin Description (MB95310L Series)	
Pin Description (MB95370L Series)	16
I/O Circuit Type	20
Notes On Device Handling	22
Pin Connection	23
Recommended Layout	24
Block Diagram (MB95310L Series)	25
Block Diagram (MB95370L Series)	26
CPU Core	26
I/O Map (MB95310L Series)	28
I/O Map (MB95370L Series)	34
Interrupt Source Table	
Electrical Characteristics	
Absolute Maximum Ratings	

Recommended Operating Conditions	42
DC Characteristics	43
AC Characteristics	47
Clock Timing	
Source Clock/Machine Clock	49
External Reset	52
Power-on Reset	54
Peripheral Input Timing	55
UART/SIO, Serial I/O Timing	56
Low-voltage Detection	58
I2C Timing	60
A/D Converter	65
A/D Converter Electrical Characteristics	65
Notes on Using the A/D Converter	66
Definitions of A/D Converter Terms	67
Flash Memory Program/Erase Characteristics	
Sample Characteristics	71
Mask Options	79
Ordering Information	
Package Dimension	80
Major Changes	84



1. Product Line-up

■ MB95310L Series

■ MB95310L Serie Part number									
Parameter	MB95F314E	MB95F316E	MB95F318E	MB95F314L	MB95F316L	MB95F318L			
Туре			I Flash mem	ory product					
Clock supervisor counter	It supervises the m	upervises the main clock oscillation.							
Flash memory ca- pacity	20 Kbyte 36 Kbyte 60 Kbyte 20 Kbyte 36 Kbyte								
RAM capacity	496 bytes	1008 bytes	2032 bytes	496 bytes	1008 bytes	2032 bytes			
Low-voltage detec- tion reset		Yes No							
Reset input			Dedi	cated					
CPU functions	 Number of basic instructions Instruction bit length Instruction length Instruction length Data bit length Minimum instruction execution time Instruction length Instruction length								
General-purpose I/O	• I/O ports (Max) : 71 • CMOS I/O : 68 • N-ch open drain : 3								
Time-base timer	Interval time: 0.256	6 ms - 8.3 s (externa	al clock frequency =	4 MHz)					
Hardware/software watchdog timer		n cycle n clock at 10 MHz: ´ck can be used as th		he hardware watch	dog timer.				
Wild register	It can be used to re	eplace three bytes o	of data.						
l ² C	1 channel Master/Slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function								
UART/SIO	 2 channels Data transfer with UART/SIO is enabled. It has a full duplex double buffer, variable data length (5/6/7/8 bits), a built-in baud rate generator and an error detection function. It uses the NRZ type transfer format. LSB-first data transfer and MSB-first data transfer are available to use. Clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer is enabled. 								
8/10-bit A/D con-	4 channels	· · · · · · · · · · · · · · · · · · ·		<u>-</u>	·				
verter	8-bit or 10-bit reso	ution can be selecte	ed.						

(Continued)

Document Number: 002-07519 Rev. *B Page 4 of 80

Page 5 of 80



(Continued)

(Continued)									
Part number									
	MB95F314E	MB95F316E	MB95F318E	MB95F314L	MB95F316L	MB95F318L			
Parameter									
	2 channels								
8/16-bit composite timer	It has built-in timCount clock: it caIt can output squ	Each timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. It can output square wave.							
LCD controller	 40 SEG × 4 CON 	,							
(LCDC)	Duty LCD modeOperate in LCDBlinking functionInternal divider re	•	e						
	1 channel								
16-bit reload timer	 Two clock modes and two counter operating modes can be selected Square waveform output Count clock: it can be selected from internal clocks (seven types) and external clocks. Counter operating mode: reload mode or one-shot mode can be selected 								
Event counter	By configuring the 16-bit reload timer and the 8/16-bit composite timer ch. 1, event counter function can be implemented. When the event counter function is used, the 16-bit reload timer and the 8/16-bit composite timer ch. 1 are unavailable.								
	2 channels	2 channels							
8/16-bit PPG			sed as "8-bit PPG × ctable clock sources		oit PPG × 1 channel'	,			
Watch counter	 Count clock: Four selectable clock sources (125 ms, 250 ms, 500 ms or 1 s) Counter value can be set from 0 to 63. (Capable of counting for 1 minute when selecting clock source of 1 second and setting counter value to 60) 								
	8 channels								
External interrupt	 Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.) It can be used to wake up the device from the standby mode. 								
On-chip debug	1-wire serial control It supports serial writing. (asynchronous mode)								
Watch prescaler	Eight different time intervals can be selected. (62.5 ms, 125 ms, 250 ms, 500 ms, 1 s, 2 s, 4 s, 8 s)								
Flash memory	 It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of program/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory 								
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode								
Package			FPT-80)P-M37					



■ MB95370L Series

├ Part number									
Part number									
	MB95F374E	MB95F376E	MB95F378E	MB95F374L	MB95F376L	MB95F378L			
Parameter									
Туре		Flash memory product							
Clock supervisor counter	It supervises the m	supervises the main clock oscillation.							
Flash memory ca- pacity	20 Kbyte								
RAM capacity	496 bytes	1008 bytes	2032 bytes	496 bytes	1008 bytes	2032 bytes			
Low-voltage detection reset		Yes			No				
Reset input			Dedi	cated					
CPU functions	Instruction bit letInstruction lengthData bit lengthMinimum instruction	Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8 and 16 bits Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)							
General-purpose I/O	 CMOS I/O: 52 	I/O ports (Max): 55							
Time-base timer	Interval time: 0.256	6 ms - 8.3 s (externa	al clock frequency =	: 4 MHz)					
Hardware/software watchdog timer		n cycle n clock at 10 MHz: ´ck can be used as th		he hardware watch	dog timer.				
Wild register	It can be used to re	eplace three bytes o	of data.						
l ² C	Bus error functionDetecting transn	1 channel Master/Slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions							
UART/SIO	 2 channels Data transfer with UART/SIO is enabled. It has a full duplex double buffer, variable data length (5/6/7/8 bits), a built-in baud rate generator and an error detection function. It uses the NRZ type transfer format. LSB-first data transfer and MSB-first data transfer are available to use. Clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer is enabled. 								
8/10-bit A/D con-	4 channels								
verter	8-bit or 10-bit resolution can be selected.								
	2 channels								
8/16-bit composite timer	It has built-in timCount clock: it can	Each timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. It can output square wave.							

(Continued)

Document Number: 002-07519 Rev. *B Page 6 of 80



Part number									
	MB95F374E	MB95F376E	MB95F378E	MB95F374L	MB95F376L	MB95F378L			
Parameter									
LCD controller	SEG output: 32 (LCD drive power	COM output: 4 (Max) SEG output: 32 (Max) LCD drive power supply (bias) pin: 3 (Max) 32 SEG × 4 COM: 128 pixels can be displayed							
(LCDC)	Duty LCD modeOperate in LCDBlinking functionInternal divider re		e						
16-bit reload timer	Two clock mode: Square waveforr	s and two counter o	perating modes ca	n be selected					
	Count clock: it caCounter operatir	an be selected from ig mode: reload mo	de or one-shot mod	le can be selected					
Event counter				•	event counter funct the 8/16-bit compo	·			
8/16-bit PPG		the PPG can be us			oit PPG × 1 channel"				
Watch counter						source of 1 second			
External interrupt		e detection (The risi			an be selected.)				
On-chip debug	1-wire serial conIt supports serial	trol writing. (asynchror	nous mode)						
Watch prescaler	Eight different time intervals can be selected. (62.5 ms, 125 ms, 250 ms, 500 ms, 1 s, 2 s, 4 s, 8 s)								
Flash memory	 It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of program/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory 								
Standby mode	Sleep mode, stop r	Sleep mode, stop mode, watch mode, time-base timer mode							
Package				1P-M38 1P-M39					

Document Number: 002-07519 Rev. *B Page 7 of 80



2. Oscillation Stabilization Wait Time

The main CR clock oscillation stabilization wait time is fixed to the maximum value. Below is the maximum value.

Oscillation stabilization wait time	Remarks		
(2 ¹⁰ – 2) / F _{CRH}	Approx. 128 µs (when the main CR clock is 8 MHz)		

The main PLL clock oscillation stabilization wait time is fixed to the maximum value. Below is the maximum value.

Oscillation stabilization wait time	Remarks		
(2 ¹⁴ – 2) / F _{CH}	Approx. 14.1 ms (when the main PLL clock is 4 MHz)		

3. Packages And Corresponding Products

Part number Package	MB95F314E	MB95F316E	MB95F318E	MB95F314L	MB95F316L	MB95F318L
FPT-80P-M37	0					
FPT-64P-M38	Х					
FPT-64P-M39			>	(

Part number Package	MB95F374E	MB95F376E	MB95F378E	MB95F374L	MB95F376L	MB95F378L
FPT-80P-M37	Х					
FPT-64P-M38	0					
FPT-64P-M39			()		

O: Available

X: Unavailable



4. Differences Among Products And Notes On Product Selection

■ Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write.

For details of current consumption, see "Electrical Characteristics".

■ Package

For details of information on each package, see "Packages And Corresponding Products" and "Electrical Characteristics".

■ Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see "Electrical Characteristics".


■ On-chip debug function

The on-chip debug function requires that V_{CC} , V_{SS} and 1 serial-wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 31 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in the hardware manual of the MB95310L/370L Series.

Document Number: 002-07519 Rev. *B Page 9 of 80




5. Pin Assignment



(Continued)







6. Pin Description (MB95310L Series)

Pin no.	Pin name	I/O circuit type*	Function
1	AV _{CC}	_	A/D converter power supply pin
	P16		General-purpose I/O port
2	PPG10	Н	8/16-bit PPG ch. 1 output pin
•	P15		General-purpose I/O port
3	PPG11	Н	8/16-bit PPG ch. 1 output pin
4	P14	н	General-purpose I/O port
4	UCK0		UART/SIO ch. 0 clock I/O pin
5	P13	н	General-purpose I/O port
5	ADTG		A/D trigger input (ADTG) pin
6	P12		General-purpose I/O port
6	DBG	С	DBG input pin
7	P11	П	General-purpose I/O port
,	UO0	Н	UART/SIO ch. 0 data output pin
0	P10	G	General-purpose I/O port
8	UI0	G	UART/SIO ch. 0 data input pin
9	P53	н	General-purpose I/O port
9	TO0		16-bit reload timer ch. 0 output pin
	P52		General-purpose I/O port
10	TIO	н	16-bit reload timer ch. 0 input pin The pin can also be used as the event counter input pin when the event counter function is used.
11	P51	н	General-purpose I/O port
11	EC0	T T	8/16-bit composite timer ch. 0 clock input pin
10	P50	н	General-purpose I/O port
12	TO01		8/16-bit composite timer ch. 0 output pin
12	P24	,	General-purpose I/O port
13	SDA0	·	I ² C data I/O pin
14	P23		General-purpose I/O port
14	SCL0	· I	I ² C clock I/O pin
15	P22	Н	General-purpose I/O port
15	TO00		8/16-bit composite timer ch. 0 output pin
16	P21	Н	General-purpose I/O port
10	PPG01		8/16-bit PPG ch. 0 output pin
17	P20	Н	General-purpose I/O port
17	PPG00]	8/16-bit PPG ch. 0 output pin
18	X0	A	Main clock oscillation pin
19	X1	A	Main clock oscillation pin

(Continued)



Pin no.	Pin name	I/O circuit type*	Function
20	V _{ss}	_	Power supply pin (GND)
21	V _{CC}	_	Power supply pin
00	PG0		General-purpose I/O port
22	UCK1	Н	UART/SIO ch. 1 clock I/O pin
23	X1A	Α	Subclock oscillation pin (32 kHz)
24	X0A	А	Subclock oscillation pin (32 kHz)
25	RST	В	Reset pin
20	P90	R	General-purpose I/O port
26	V3	K	LCDC drive power supply pin
27	P91	R	General-purpose I/O port
21	V2	K	LCDC drive power supply pin
28	P92	D	General-purpose I/O port
20	V1	R	LCDC drive power supply pin
29	P93	D	General-purpose I/O port
29	V0	R	LCDC drive power supply pin
20	P94	Н	General-purpose I/O port
30	UO1		UART/SIO ch. 0 data output pin
31	P95	G	General-purpose I/O port
31	UI1		UART/SIO ch. 0 data input pin
32	PA0	М	General-purpose I/O port
32	COM0	IVI	LCDC COM output pin
33	PA1	М	General-purpose I/O port
33	COM1	IVI	LCDC COM output pin
34	PA2	М	General-purpose I/O port
34	COM2	IVI	LCDC COM output pin
35	PA3	М	General-purpose I/O port
33	COM3	IVI	LCDC COM output pin
36	PB0	М	General-purpose I/O port
30	SEG00	IVI	LCDC SEG output pin
37	PB1	M	General-purpose I/O port
37	SEG01	M	LCDC SEG output pin
38	PB2	М	General-purpose I/O port
30	SEG02		LCDC SEG output pin
39	PB3	M	General-purpose I/O port
33	SEG03	IVI	LCDC SEG output pin
40	PB4	М	General-purpose I/O port
70	SEG04	IVI	LCDC SEG output pin

Document Number: 002-07519 Rev. *B Page 13 of 80



Pin no.	Pin name	I/O circuit type*	Function
41	PB5	М	General-purpose I/O port
41	SEG05	IVI	LCDC SEG output pin
42	PB6	М	General-purpose I/O port
42	SEG06	IVI	LCDC SEG output pin
43	PB7	М	General-purpose I/O port
43	SEG07	IVI	LCDC SEG output pin
44	PC0	М	General-purpose I/O port
44	SEG08	IVI	LCDC SEG output pin
45	PC1	М	General-purpose I/O port
45	SEG09	IVI	LCDC SEG output pin
40	PC2		General-purpose I/O port
46	SEG10	М	LCDC SEG output pin
47 —	PC3		General-purpose I/O port
	SEG11	М	LCDC SEG output pin
40	PC4		General-purpose I/O port
48	SEG12	М	LCDC SEG output pin
40	PC5	М	General-purpose I/O port
49	SEG13		LCDC SEG output pin
50	PC6		General-purpose I/O port
50	SEG14	М	LCDC SEG output pin
F.4	PC7		General-purpose I/O port
51	SEG15	М	LCDC SEG output pin
F0.	P60		General-purpose I/O port
52	SEG16	М	LCDC SEG output pin
F0.	P61		General-purpose I/O port
53	SEG17	М	LCDC SEG output pin
F.4	P62		General-purpose I/O port
54	SEG18	М	LCDC SEG output pin
	P63		General-purpose I/O port
55	SEG19	М	LCDC SEG output pin
50	P64		General-purpose I/O port
56	SEG20	М	LCDC SEG output pin
57	P65	B.4	General-purpose I/O port
57	SEG21	М	LCDC SEG output pin
E0	P66	5.4	General-purpose I/O port
58	SEG22	М	LCDC SEG output pin

Document Number: 002-07519 Rev. *B Page 14 of 80



Pin no.	Pin name	I/O circuit type*	Function
	P67		General-purpose I/O port
Pin no. 59 60 61 62 63 64 65 66 67 68 69 70	SEG23	М	LCDC SEG output pin
	PE0		General-purpose I/O port
60	SEG24	М	LCDC SEG output pin
0.4	PE1		General-purpose I/O port
61	SEG25	М	LCDC SEG output pin
60	PE2		General-purpose I/O port
62	SEG26	М	LCDC SEG output pin
60	PE3		General-purpose I/O port
63	SEG27	М	LCDC SEG output pin
0.4	PE4		General-purpose I/O port
64	SEG28	М	LCDC SEG output pin
0.5	PE5		General-purpose I/O port
65	SEG29	М	LCDC SEG output pin
00	PE6		General-purpose I/O port
66	SEG30	N	LCDC SEG output pin
07	PE7		General-purpose I/O port
67	SEG31	М	LCDC SEG output pin
60	P43		General-purpose I/O port
08	SEG32	М	LCDC SEG output pin
	P42		General-purpose I/O port
69	SEG33	М	LCDC SEG output pin
	TO11		8/16-bit composite timer ch. 1 output pin
	P41		General-purpose I/O port
70	SEG34	М	LCDC SEG output pin
	TO10		8/16-bit composite timer ch. 1 output pin
	P40		General-purpose I/O port
71	SEG35	М	LCDC SEG output pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
	P07		General-purpose I/O port
72	INT07	Q	External interrupt input pin
72	SEG36		LCDC SEG output pin
	P06		General-purpose I/O port
73	INT06	Q	External interrupt input pin
	SEG37		LCDC SEG output pin

Document Number: 002-07519 Rev. *B Page 15 of 80



Pin no.	Pin name	I/O circuit type*	Function
	P05		General-purpose I/O port
74	INT05	Q	External interrupt input pin
	SEG38		LCDC SEG output pin
	P04		General-purpose I/O port
75	INT04	Q	External interrupt input pin
	SEG39		LCDC SEG output pin
	P03		General-purpose I/O port
76	INT03	J	External interrupt input pin
	AN03		A/D analog input pin
	P02		General-purpose I/O port
77	INT02	J	External interrupt input pin
	AN02		A/D analog input pin
	P01		General-purpose I/O port
78	INT01	J	External interrupt input pin
	AN01		A/D analog input pin
	P00		General-purpose I/O port
79	INT00	J	External interrupt input pin
	AN00		A/D analog input pin
80	AV _{ss}	_	A/D converter power supply pin (GND)

^{*:} For the I/O circuit types, see "I/O Circuit Type".



7. Pin Description (MB95370L Series)

Pin no.	Pin name	I/O circuit type*	Function	
1	AV _{CC}	_	A/D converter power supply pin	
2	P16		General-purpose I/O port	
2	PPG10	Н	8/16-bit PPG ch. 1 output pin	
2	P15		General-purpose I/O port	
3	PPG11	Н	8/16-bit PPG ch. 1 output pin	
	P14		General-purpose I/O port	
	UCK0		UART/SIO ch. 0 clock I/O pin	
4	EC0	н	8/16-bit composite timer ch. 0 clock input pin The pin can also be used as the event counter input pin when the event counter function is used.	
	TI0		16-bit reload timer ch. 0 input pin	
	P13		General-purpose I/O port	
5	ADTG	н	A/D trigger input (ADTG) pin	
	TO01		8/16-bit composite timer ch. 0 output pin	
0	P12	0	General-purpose I/O port	
6	DBG	С	DBG input pin	
7	P11	11	General-purpose I/O port	
7	UO0	Н	UART/SIO ch. 0 data output pin	
0	UO0 UART/SIO ch. 0 data output pin P10 General-purpose I/O port		General-purpose I/O port	
0	UI0	G	UART/SIO ch. 0 data input pin	
9	P24	ı	General-purpose I/O port	
9	SDA0	'	General-purpose I/O port 8/16-bit PPG ch. 1 output pin General-purpose I/O port 8/16-bit PPG ch. 1 output pin General-purpose I/O port UART/SIO ch. 0 clock I/O pin 8/16-bit composite timer ch. 0 clock input pin The pin can also be used as the event counter input pin when the event coufunction is used. 16-bit reload timer ch. 0 input pin General-purpose I/O port A/D trigger input (ADTG) pin 8/16-bit composite timer ch. 0 output pin General-purpose I/O port DBG input pin General-purpose I/O port UART/SIO ch. 0 data output pin General-purpose I/O port UART/SIO ch. 0 data input pin General-purpose I/O port 1/C data I/O pin General-purpose I/O port 1/C clock I/O pin General-purpose I/O port 8/16-bit composite timer ch. 0 output pin General-purpose I/O port 1/C clock I/O pin General-purpose I/O port 8/16-bit composite timer ch. 0 output pin General-purpose I/O port 8/16-bit PPG ch. 0 output pin General-purpose I/O port 8/16-bit PPG ch. 0 output pin Main clock oscillation pin Main clock oscillation pin Power supply pin (GND) Power supply pin General-purpose I/O port	
10	P23	ı	General-purpose I/O port	
10	SCL0	'	I ² C clock I/O pin	
11	P22	Н	General-purpose I/O port	
11	TO00	П	8/16-bit composite timer ch. 0 output pin	
12	P21	Н	General-purpose I/O port	
12	PPG01	П	8/16-bit PPG ch. 0 output pin	
12	P20	Ц	General-purpose I/O port	
PPG00 H 8/16-bit PPG ch. 0 output pin		8/16-bit PPG ch. 0 output pin		
14	X0	Α	Main clock oscillation pin	
15	X1	Α	Main clock oscillation pin	
16	V_{ss}	_	Power supply pin (GND)	
17	V _{CC}	_	Power supply pin	
18	P90	R	General-purpose I/O port	
10	V3	IX.	LCDC drive power supply pin	

(Continued)

Document Number: 002-07519 Rev. *B Page 17 of 80



Pin no.	Pin name	I/O circuit type*	Function		
19	X1A		Subclock oscillation pin (32 kHz)		
20	X0A	А	Subclock oscillation pin (32 kHz)		
21	RST	В	Reset pin		
20	P91	Б	General-purpose I/O port		
22	V2	R	LCDC drive power supply pin		
23	P92	D	General-purpose I/O port		
23	V1	R	LCDC drive power supply pin		
24	PA0	М	General-purpose I/O port		
24	COM0	IVI	LCDC COM output pin		
25	PA1	М	General-purpose I/O port		
25	COM1	IVI	LCDC COM output pin		
26	PA2	М	General-purpose I/O port		
20	COM2	IVI	LCDC COM output pin		
27	PA3	М	General-purpose I/O port		
21	COM3	IVI	LCDC COM output pin		
28	PB0	М	General-purpose I/O port		
20	SEG00		LCDC SEG output pin		
29	PB1	M	General-purpose I/O port		
23	SEG01		LCDC SEG output pin		
30	PB2	М	General-purpose I/O port		
50	SEG02	IVI	LCDC SEG output pin		
31	PB3	М	General-purpose I/O port		
J1	SEG03	IVI	LCDC SEG output pin		
32	PB4	М	General-purpose I/O port		
- OZ	SEG04	141	LCDC SEG output pin		
33	PB5	М	General-purpose I/O port		
	SEG05	141	LCDC SEG output pin		
34	PB6	М	General-purpose I/O port		
04	SEG06	141	LCDC SEG output pin		
35	PB7	М	General-purpose I/O port		
	SEG07	141	LCDC SEG output pin		
36	PC0	М	General-purpose I/O port		
	SEG08	•••	LCDC SEG output pin		
37	PC1	М	General-purpose I/O port		
O1	SEG09	•••	LCDC SEG output pin		
38	PC2	М	General-purpose I/O port		
	SEG10	.**	LCDC SEG output pin		

Document Number: 002-07519 Rev. *B Page 18 of 80



Pin no.	Pin name	I/O circuit type*	Function
	PC3		General-purpose I/O port
39	SEG11	М	LCDC SEG output pin
Pin no. 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53	P60		General-purpose I/O port
	SEG12	М	LCDC SEG output pin
4.4	P61		General-purpose I/O port
41	SEG13	М	LCDC SEG output pin
40	P62		General-purpose I/O port
42	SEG14	М	LCDC SEG output pin
42	P63	М	General-purpose I/O port
43	SEG15	IVI	LCDC SEG output pin
44	P64	М	General-purpose I/O port
44	SEG16	IVI	LCDC SEG output pin
45	P65	М	General-purpose I/O port
45	SEG17	IVI	LCDC SEG output pin
46	P66	N.4	General-purpose I/O port
46	SEG18	М	LCDC SEG output pin
47	P67	М	General-purpose I/O port
47	SEG19		LCDC SEG output pin
40	PE0	М	General-purpose I/O port
40	SEG20		LCDC SEG output pin
40	PE1	М	General-purpose I/O port
49	SEG21	IVI	LCDC SEG output pin
50	PE2	M	General-purpose I/O port
50	SEG22	IVI	LCDC SEG output pin
E1	PE3	М	General-purpose I/O port
31	SEG23	IVI	LCDC SEG output pin
50	PE4	M	General-purpose I/O port
52	SEG24	IVI	LCDC SEG output pin
	PE5		General-purpose I/O port
53	SEG25	М	LCDC SEG output pin
	TO0		16-bit reload timer ch. 0 output pin
	PE6		General-purpose I/O port
54	SEG26	N	LCDC SEG output pin
	UI1		UART/SIO ch. 1 data input pin
	PE7		General-purpose I/O port
55	SEG27	М	LCDC SEG output pin
	UO1		UART/SIO ch. 1 data output pin

Document Number: 002-07519 Rev. *B Page 19 of 80




Pin no.	Pin name	I/O circuit type*	Function
	P07		General-purpose I/O port
E6	INT07		External interrupt input pin
30	SEG28	Q	LCDC SEG output pin
56 57 58 59 60 61 62 63	UCK1		UART/SIO ch. 1 clock I/O pin
	P06		General-purpose I/O port
57	INT06	Q	External interrupt input pin
57	SEG29	Q	LCDC SEG output pin
	TO11		8/16-bit composite timer ch. 1 output pin
	P05		General-purpose I/O port
50	INT05	0	External interrupt input pin
36	SEG30	Q	LCDC SEG output pin
	TO10		8/16-bit composite timer ch. 1 output pin
	P04	Q	General-purpose I/O port
50	INT04		External interrupt input pin
59	SEG31	Q	LCDC SEG output pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
	P03		General-purpose I/O port
60	INT03	J	External interrupt input pin
56 - 57 - 58 - 59 - 60 - 61 - 62 - 62	AN03		A/D analog input pin
	P02		General-purpose I/O port
61	INT02	J	External interrupt input pin
	AN02		A/D analog input pin
	P01		General-purpose I/O port
62	INT01	J	External interrupt input pin
	AN01		A/D analog input pin
	P00		General-purpose I/O port
63	INT00	J	External interrupt input pin
	AN00		A/D analog input pin
64	AV _{ss}		A/D converter power supply pin (GND)

^{*:} For the I/O circuit types, see "I/O Circuit Type".

Document Number: 002-07519 Rev. *B Page 20 of 80



8. I/O Circuit Type



(Continued)




Туре	Circuit	Remarks
I	Standby continue of the contin	■ Hysteresis input
	Digital output N-ch	
J	Pull-up control	CMOS outputHysteresis inputAnalog input
	P-ch Digital output N-ch	■ Pull-up control available
	Analog input A/D control Standby control Hysteresis input	
M	P-ch Digital output Digital output LCD output LCD control Standby control	■ CMOS output■ LCD output■ Hysteresis input
N	P-ch Digital output N-ch	
	LCD output LCD control Standby control Hysteresis input	ol .

Page 23 of 80



(Continued)



9. Notes On Device Handling

■ Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "18.1 Absolute Maximum Ratings" of "Electrical Characteristics" is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

■ Stabilizing supply voltage Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V_{CC} power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V_{CC} ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V_{CC} value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

■ Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.



10. Pin Connection

■ Treatment of unused input pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

■ Notes on handling the external clock pins while using the CR clock Connect the X0 pin and the X0A pin to the V_{SS} pin and leave the X1 pin and the X1A pin unconnected.

■ Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V_{CC} pin and the V_{SS} pin to the power supply and ground outside the device. In addition, connect the current supply source to the V_{CC} pin and the V_{SS} pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μF as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

■ DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.


■ RST pin

Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.


Document Number: 002-07519 Rev. *B Page 24 of 80






11. Recommended Layout

■ GND wire should be placed around X0, X1, X0A and X1A
The recommended layout method illustrated in following diagram aims to avoid noise coupled between the oscillator pins and GPIO, which may cause the main oscillator or the sub oscillator to malfunction.






12. Block Diagram (MB95310L Series)





13. Block Diagram (MB95370L Series)




14. CPU Core

■ Memory Space

The memory space of the MB95310L/370L Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95310L/370L Series are shown below.



■ Memory Maps





15. I/O Map (MB95310L Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 _H	PDR0	Port 0 data register	R/W	00000000 _B
0001 _H	DDR0	Port 0 direction register	R/W	00000000 _B
0002 _H	PDR1	Port 1 data register	R/W	00000000 _B
0003 _H	DDR1	Port 1 direction register	R/W	00000000 _B
0004 _H	_	(Disabled)	_	_
0005 _H	WATR	Oscillation stabilization wait time setting register	R/W	11111111 _B
0006 _H	PLLC	PLL control register	R/W	00000000 _B
0007 _H	SYCC	System clock control register	R/W	XXXXXX11 _B
0008 _H	STBC	Standby control register	R/W	00000XXX _B
0009 _H	RSRR	Reset source register	R/W	000XXXXX _B
000A _H	TBTC	Time-base timer control register	R/W	00000000 _B
000B _H	WPCR	Watch prescaler control register	R/W	00000000 _B
000C _H	WDTC	Watchdog timer control register	R/W	00000000 _B
000D _H	SYCC2	System clock control register 2	R/W	XX100011 _B
000E _H	PDR2	Port 2 data register	R/W	00000000 _B
000F _H	DDR2	Port 2 direction register	R/W	00000000 _B
0010 _H , 0011 _H	_	(Disabled)	_	_
0012 _H	PDR4	Port 4 data register	R/W	00000000 _B
0013 _H	DDR4	Port 4 direction register	R/W	00000000 _B
0014 _H	PDR5	Port 5 data register	R/W	00000000 _B
0015 _H	DDR5	Port 5 direction register	R/W	00000000 _B
0016 _H	PDR6	Port 6 data register	R/W	00000000 _B
0017 _H	DDR6	Port 6 direction register	R/W	00000000 _B
0018 _H		(Dischlad)		
to 001B _H	_	(Disabled)	_	_
001C _H	PDR9	Port 9 data register	R/W	00000000 _R
001D _H	DDR9	Port 9 direction register	R/W	00000000 _B
001E _H	PDRA	Port A data register	R/W	00000000 _B
001F _H	DDRA	Port A direction register	R/W	00000000 _B
0020 _H	PDRB	Port B data register	R/W	00000000 _B
0021 _H	DDRB	Port B direction register	R/W	00000000 _B
0022 _H	PDRC	Port C data register	R/W	00000000 _B
0023 _H	DDRC	Port C direction register	R/W	00000000 _B
0024 _H , 0025 _H	_	(Disabled)	_	_

(Continued)

Document Number: 002-07519 Rev. *B Page 29 of 80



Address	Register abbreviation	Register name	R/W	Initial value
0026 _H	PDRE	Port E data register	R/W	00000000 _B
0027 _H	DDRE	Port E direction register	R/W	00000000 _B
0028 _H , 0029 _H	_	(Disabled)	_	_
002A _H	PDRG	Port G data register	R/W	00000000 _B
002B _H	DDRG	Port G direction register	R/W	00000000 _B
002C _H	PUL0	Port 0 pull-up register	R/W	00000000 _B
002D _H	PUL1	Port 1 pull-up register	R/W	00000000 _B
002E _H	PUL2	Port 2 pull-up register	R/W	00000000 _B
002F _H , 0030 _H	_	(Disabled)	_	_
0031 _H	PUL5	Port 5 pull-up register	R/W	00000000 _B
0032 _H , 0033 _H	_	(Disabled)	_	_
0034 _H	PUL9	Port 9 pull-up register	R/W	00000000 _B
0035 _H	PULG	Port G pull-up register	R/W	00000000 _B
0036 _H	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 _B
0037 _H	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 _B
0038 _H	T11CR1	8/16-bit composite timer 11 status control register 1 ch. 1	R/W	00000000 _B
0039 _H	T10CR1	8/16-bit composite timer 10 status control register 1 ch. 1	R/W	00000000 _B
003A _H	PC01	8/16-bit PPG01 control register ch. 0	R/W	00000000 _B
003B _H	PC00	8/16-bit PPG00 control register ch. 0	R/W	00000000 _B
003C _H	PC11	8/16-bit PPG11 control register ch. 1	R/W	00000000 _B
003D _H	PC10	8/16-bit PPG10 control register ch. 1	R/W	00000000 _B
003E _H	TMCSRH	16-bit reload timer control status register upper ch. 0	R/W	00000000 _B
003F _H	TMCSRL	16-bit reload timer control status register lower ch. 0	R/W	00000000 _B
0040 _H to 0047 _H	_	(Disabled)		_
0048 _H	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	00000000 _B
0049 _H	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 _B
004A _H	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 _B
004B _H	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 _B
004C _H , 004D _H	_	(Disabled)		_
004E _H	LVDR	LVD reset voltage selection ID register	R/W	00000000 _B
004F _H	LVDC	LVD control register	R/W	X000000X _B
0050 _H to 0055 _H	_	(Disabled)	_	

Document Number: 002-07519 Rev. *B Page 30 of 80



Address	Register abbreviation	Register name	R/W	Initial value
0056 _H	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	00000000 _B
0057 _H	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	00100000 _B
0058 _H	SSR0	UART/SIO serial status register ch. 0	R/W	00000001 _B
0059 _H	TDR0	UART/SIO output data register ch. 0	R/W	00000000 _B
005A _H	RDR0	UART/SIO input data register ch. 0	R	00000000 _B
005B _H	SMC11	UART/SIO serial mode control register 1 ch. 1	R/W	00000000 _B
005C _H	SMC21	UART/SIO serial mode control register 2 ch. 1	R/W	00100000 _B
005D _H	SSR1	UART/SIO serial status register ch. 1	R/W	00000001 _B
005E _H	TDR1	UART/SIO output data register ch. 1	R/W	00000000 _B
005F _H	RDR1	UART/SIO input data register ch. 1	R	00000000 _B
0060 _H	IBCR00	I ² C bus control register 0	R/W	00000001 _B
0061 _H	IBCR10	I ² C bus control register 1	R/W	00000000 _B
0062 _H	IBCR0	I ² C bus status register	R	00000000 _B
0063 _H	IDDR0	I ² C data register	R/W	00000000 _B
0064 _H	IAAR0	I ² C address register	R/W	00000000 _B
0065 _H	ICCR0	I ² C clock control register	R/W	00000000 _B
0066 _H to 006B _H	_	(Disabled)	_	_
006C _H	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 _B
006D _H	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 _B
006E _H	ADDH	8/10-bit A/D converter data register upper	R/W	00000000 _B
006F _H	ADDL	8/10-bit A/D converter data register lower	R/W	00000000 _B
0070 _H	WCSR	Watch counter status register	R/W	00000000 _B
0071 _H	FSR2	Flash memory status register 2	R/W	00000000 _B
0072 _H	FSR	Flash memory status register	R/W	000X0000 _B
0073 _H	SWRE0	Flash memory sector write control register 0	R/W	00000000 _B
0074 _H	FSR3	Flash memory status register 3	R	00000000 _B
0075 _H	_	(Disabled)	_	_
0076 _H	WREN	Wild register address compare enable register	R/W	00000000 _B
0077 _H	WROR	Wild register data test setting register	R/W	00000000 _B
0078 _H	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)		_

Document Number: 002-07519 Rev. *B Page 31 of 80



Address	Register abbreviation	Register name	R/W	Initial value
0079 _H	ILR0	Interrupt level setting register 0	R/W	11111111 _B
007A _H	ILR1	Interrupt level setting register 1	R/W	11111111 _B
007B _H	ILR2	Interrupt level setting register 2	R/W	11111111 _B
007C _H	ILR3	Interrupt level setting register 3	R/W	11111111 _B
007D _H	ILR4	Interrupt level setting register 4	R/W	11111111 _B
007E _H	ILR5	Interrupt level setting register 5	R/W	11111111 _B
007F _H	_	(Disabled)		_
0F80 _H	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000 _B
0F81 _H	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000 _B
0F82 _H	WRDR0	Wild register data setting register ch. 0	R/W	00000000 _B
0F83 _H	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000 _B
0F84 _H	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000 _B
0F85 _H	WRDR1	Wild register data setting register ch. 1	R/W	00000000 _B
0F86 _H	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000 _B
0F87 _H	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000 _B
0F88 _H	WRDR2	Wild register data setting register ch. 2	R/W	00000000 _B
0F89 _H				
to 0F91 _H	_	(Disabled)	_	_
0F92 _H	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 _B
0F93 _H	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 _B
0F94 _H	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 _B
0F95 _H	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 _B
0F96 _H	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 _B
0F97 _H	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000 _B
0F98 _H	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	00000000 _B
0F99 _H	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	00000000 _B
0F9A _H	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	00000000 _B
0F9B _H	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000 _B
0F9C _H	PPS01	8/16-bit PPG01 cycle setting buffer register ch. 0	R/W	11111111 _B
0F9D _H	PPS00	8/16-bit PPG00 cycle setting buffer register ch. 0	R/W	11111111 _B
0F9E _H	PDS01	8/16-bit PPG01 duty setting buffer register ch. 0	R/W	11111111 _B
0F9F _H	PDS00	8/16-bit PPG00 duty setting buffer register ch. 0	R/W	11111111 _B
0FA0 _H	PPS11	8/16-bit PPG11 cycle setting buffer register ch. 1	R/W	11111111 _B
0FA1 _H	PPS10	8/16-bit PPG10 cycle setting buffer register ch. 1	R/W	11111111 _B
0FA2 _H	PDS11	8/16-bit PPG11 duty setting buffer register ch. 1	R/W	11111111 _B
0FA3 _H	PDS10	8/16-bit PPG10 duty setting buffer register ch. 1	R/W	11111111 _B

Document Number: 002-07519 Rev. *B Page 32 of 80



Address	Register abbreviation	Register name	R/W	Initial value
0FA4 _H	PPGS	8/16-bit PPG start register	R/W	00000000 _B
0FA5 _H	REVC	8/16-bit PPG output inversion register	R/W	00000000 _B
0FA6 _H	TMRH0	16-bit reload timer timer register upper	R/W	00000000 _B
	TMRLRH0	16-bit reload timer reload register upper	R/W	00000000 _B
0547	TMRL0	16-bit reload timer timer register lower	R/W	00000000 _B
0FA7 _H	TMRLRL0	16-bit reload timer reload register lower	R/W	00000000 _B
0FA8 _H to 0FBD _H	_	(Disabled)		_
0FBE _H	PSSR0	UART/SIO dedicated baud rate generator prescaler selecting register ch. 0	R/W	00000000 _B
0FBF _H	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch. 0	R/W	00000000 _B
0FC0 _H	PSSR1	UART/SIO dedicated baud rate generator prescaler selecting register ch. 1	R/W	00000000 _B
0FC1 _H	BRSR1	UART/SIO dedicated baud rate generator baud rate setting register ch. 1	R/W	00000000 _B
0FC2 _H	_	(Disabled)	_	_
0FC3 _H	AIDRL	A/D input disable register (lower)	R/W	00000000 _B
0FC4 _H	LCDCC	LCDC control register	R/W	00010000 _B
0FC5 _H	LCDCE1	LCDC enable register 1	R/W	00110000 _B
0FC6 _H	LCDCE2	LCDC enable register 2	R/W	00000000 _B
0FC7 _H	LCDCE3	LCDC enable register 3	R/W	00000000 _B
0FC8 _H	LCDCE4	LCDC enable register 4	R/W	00000000 _B
0FC9 _H	LCDCE5	LCDC enable register 5		00000000 _B
0FCA _H	LCDCE6	LCDC enable register 6		00000000 _B
0FCB _H	LCDCB1	LCDC blinking setting register 1	R/W	00000000 _B
0FCC _H	LCDCB2	LCDC blinking setting register 2	R/W	00000000 _B
0FCD _H to 0FE0 _H	LCDRAM	LCDC display RAM	R/W	00000000 _B
0FE1 _H	_	(Disabled)	_	_
0FE2 _H	EVCR	Event counter control register	R/W	00000000 _B
0FE3 _H	WCDR	Watch counter data register	R/W	00111111 _B
0FE4 _H	CRTH	Main CR clock trimming register (upper)	R/W	0XXXXXXX _B
0FE5 _H	CRTL	Main CR clock trimming register (lower)	R/W	00XXXXXX _B
0FE6 _H to 0FE8 _H	_	(Disabled)	_	_
0FE9 _H	CMCR	Clock monitoring control register	R/W	XX000000 _B
0FEA _H	CMDR	Clock monitoring data register	R	00000000 _B

Document Number: 002-07519 Rev. *B Page 33 of 80



Address	Register abbreviation	Register name	R/W	Initial value
0FEB _H	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXXX _B
0FEC _H	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXXX _B
0FED _H	_	(Disabled)	_	_
0FEE _H	ILSR	Input level select register	R/W	00000000 _B
0FEF _H	WICR	Interrupt pin control register	R/W	01000000 _B
0FF0 _H to 0FFF _H	_	(Disabled)	١	_

■ R/W access symbols

R/W : Readable / Writable

R : Read only

■ Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is indeterminate.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.



16. I/O Map (MB95370L Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 _H	PDR0	Port 0 data register	R/W	00000000 _B
0001 _H	DDR0	Port 0 direction register	R/W	00000000 _B
0002 _H	PDR1	Port 1 data register	R/W	00000000 _B
0003 _H	DDR1	Port 1 direction register	R/W	00000000 _B
0004 _H	_	(Disabled)	_	_
0005 _H	WATR	Oscillation stabilization wait time setting register	R/W	11111111 _B
0006 _H	PLLC	PLL control register	R/W	00000000 _B
0007 _H	SYCC	System clock control register	R/W	XXXXXX11 _B
0008 _H	STBC	Standby control register	R/W	00000XXX _B
0009 _H	RSRR	Reset source register	R/W	000XXXXX _B
000A _H	TBTC	Time-base timer control register	R/W	00000000 _B
000B _H	WPCR	Watch prescaler control register	R/W	00000000 _B
000C _H	WDTC	Watchdog timer control register	R/W	00000000 _B
000D _H	SYCC2	System clock control register 2	R/W	XX100011 _B
000E _H	PDR2	Port 2 data register	R/W	00000000 _B
000F _H	DDR2	Port 2 direction register	R/W	00000000 _B
0010 _H		(Disabled)		_
to	_		-	
0015 _H	2222		5.44	
0016 _H	PDR6	Port 6 data register	R/W	00000000 _B
0017 _H	DDR6	Port 6 direction register	R/W	00000000 _B
0018 _H to	_	— (Disabled)		_
001B _H		(Diodbiod)		
001C _H	PDR9	Port 9 data register	R/W	00000000 _B
001D _H	DDR9	Port 9 direction register	R/W	00000000 _B
001E _H	PDRA	Port A data register	R/W	00000000 _B
001F _H	DDRA	Port A direction register	R/W	00000000 _B
0020 _H	PDRB	Port B data register	R/W	00000000 _B
0021 _H	DDRB	Port B direction register	R/W	00000000 _B
0022 _H	PDRC	Port C data register	R/W	00000000 _B
0023 _H	DDRC	Port C direction register	R/W	00000000 _B
0024 _H , 0025 _H	_	(Disabled)	-	_
0026 _H	PDRE	Port E data register	R/W	00000000 _B
0027 _H	DDRE	Port E direction register	R/W	00000000 _B
0028 _H				
to	_	(Disabled)	-	_
002B _H	DI '' 0	Dort O mall are provided	54.	00000000
002C _H	PUL0	Port 0 pull-up register	R/W	00000000 _B
002D _H	PUL1	Port 1 pull-up register	R/W	00000000 _B
002E _H	PUL2	Port 2 pull-up register	R/W	00000000 _B

(Continued)

Document Number: 002-07519 Rev. *B Page 35 of 80



Address	Register abbreviation	Register name	R/W	Initial value
002F _H to 0033 _H	_	(Disabled)	_	_
0034 _H	PUL9	Port 9 pull-up register	R/W	00000000 _R
0035 _H	_	(Disabled)		
0036 _H	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 _B
0037 _H	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 _B
0038 _H	T11CR1	8/16-bit composite timer 11 status control register 1 ch. 1	R/W	00000000 _B
0039 _H	T10CR1	8/16-bit composite timer 10 status control register 1 ch. 1	R/W	00000000 _B
003A _H	PC01	8/16-bit PPG01 control register ch. 0	R/W	00000000 _B
003B _H	PC00	8/16-bit PPG00 control register ch. 0	R/W	00000000 _B
003C _H	PC11	8/16-bit PPG11 control register ch. 1	R/W	00000000 _B
003D _H	PC10	8/16-bit PPG10 control register ch. 1	R/W	00000000 _B
003E _H	TMCSRH	16-bit reload timer control status register upper ch. 0	R/W	00000000 _B
003F _H	TMCSRL	16-bit reload timer control status register lower ch. 0	R/W	00000000 _B
0040 _H				
to 0047 _H	_	(Disabled)		_
0048 _H	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	00000000 _B
0049 _H	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 _B
004A _H	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 _B
004B _H	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 _B
004C _H , 004D _H	_	(Disabled)		_
004E _H	LVDR	LVD reset voltage selection ID register	R/W	00000000 _B
004F _H	LVDC	LVD control register	R/W	X000000X _B
0050 _H to 0055 _H	_	(Disabled)	_	_
0056 _H	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	00000000 _B
0057 _H	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	00100000 _B
0058 _H	SSR0	UART/SIO serial status register ch. 0	R/W	00000001 _B
0059 _H	TDR0	UART/SIO output data register ch. 0	R/W	00000001B
005A _H	RDR0	UART/SIO input data register ch. 0	R	00000000B
005B _H	SMC11	UART/SIO serial mode control register 1 ch. 1	R/W	00000000 _B
005C _H	SMC21	UART/SIO serial mode control register 2 ch. 1	R/W	00100000 _B
005D _H	SSR1	UART/SIO serial status register ch. 1	R/W	00000001 _B
005E _H	TDR1	UART/SIO output data register ch. 1	R/W	00000000 _B
005F _H	RDR1	UART/SIO input data register ch. 1	R	00000000 _R



Address	Register abbreviation	Register name	R/W	Initial value
0060 _H	IBCR00	I ² C bus control register 0	R/W	00000001 _B
0061 _H	IBCR10	I ² C bus control register 1	R/W	00000000 _B
0062 _H	IBCR0	I ² C bus status register	R	00000000 _B
0063 _H	IDDR0	I ² C data register	R/W	00000000 _B
0064 _H	IAAR0	I ² C address register	R/W	00000000 _B
0065 _H	ICCR0	I ² C clock control register	R/W	00000000 _B
0066 _H to 006B _H	_	(Disabled)		_
006C _H	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 _B
006D _H	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 _B
006E _H	ADDH	8/10-bit A/D converter data register upper	R/W	00000000 _B
006F _H	ADDL	8/10-bit A/D converter data register lower	R/W	00000000 _B
0070 _H	WCSR	Watch counter status register	R/W	00000000 _B
0071 _H	FSR2	Flash memory status register 2	R/W	00000000 _B
0072 _H	FSR	Flash memory status register	R/W	000X0000 _B
0073 _H	SWRE0	Flash memory sector write control register 0	R/W	00000000 _B
0074 _H	FSR3	Flash memory status register 3	R	00000000 _B
0075 _H	_	(Disabled)		_
0076 _H	WREN	Wild register address compare enable register	R/W	00000000 _B
0077 _H	WROR	Wild register data test setting register	R/W	00000000 _B
0078 _H	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)		_
0079 _H	ILR0	Interrupt level setting register 0	R/W	11111111 _B
007A _H	ILR1	Interrupt level setting register 1	R/W	11111111 _B
007B _H	ILR2	Interrupt level setting register 2	R/W	11111111 _B
007C _H	ILR3	Interrupt level setting register 3	R/W	11111111 _B
007D _H	ILR4	Interrupt level setting register 4	R/W	11111111 _B
007E _H	ILR5	Interrupt level setting register 5	R/W	11111111 _B
007F _H	_	(Disabled)		_
0F80 _H	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000 _B
0F81 _H	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000 _B
0F82 _H	WRDR0	Wild register data setting register ch. 0	R/W	00000000 _B
0F83 _H	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000 _B
0F84 _H	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000 _B
0F85 _H	WRDR1	Wild register data setting register ch. 1	R/W	00000000 _B
0F86 _H	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000 _B
0F87 _H	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000 _B
0F88 _H	WRDR2	Wild register data setting register ch. 2	R/W	00000000 _B

Document Number: 002-07519 Rev. *B Page 37 of 80



Address	Register abbreviation	Register name	R/W	Initial value
0F89 _H to 0F91 _H	_	(Disabled)	_	_
0F92 _H	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 _B
0F93 _H	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 _B
0F94 _H	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 _B
0F95 _H	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 _B
0F96 _H	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 _B
0F97 _H	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000 _B
0F98 _H	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	00000000 _B
0F99 _H	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	00000000 _B
0F9A _H	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	00000000 _B
0F9B _H	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000 _B
0F9C _H	PPS01	8/16-bit PPG01 cycle setting buffer register ch. 0	R/W	11111111 _B
0F9D _H	PPS00	8/16-bit PPG00 cycle setting buffer register ch. 0	R/W	11111111 _B
0F9E _H	PDS01	8/16-bit PPG01 duty setting buffer register ch. 0	R/W	11111111 _B
0F9F _H	PDS00	8/16-bit PPG00 duty setting buffer register ch. 0	R/W	11111111 _B
0FA0 _H	PPS11	8/16-bit PPG11 cycle setting buffer register ch. 1	R/W	11111111 _B
0FA1 _H	PPS10	8/16-bit PPG10 cycle setting buffer register ch. 1	R/W	11111111 _B
0FA2 _H	PDS11	8/16-bit PPG11 duty setting buffer register ch. 1	R/W	11111111 _B
0FA3 _H	PDS10	8/16-bit PPG10 duty setting buffer register ch. 1	R/W	11111111 _B
0FA4 _H	PPGS	8/16-bit PPG start register	R/W	00000000 _B
0FA5 _H	REVC	8/16-bit PPG output inversion register	R/W	00000000 _B
0540	TMRH0	16-bit reload timer timer register upper	R/W	00000000 _B
0FA6 _H	TMRLRH0	16-bit reload timer reload register upper	R/W	00000000 _B
0547	TMRL0	16-bit reload timer timer register lower	R/W	00000000 _B
0FA7 _H	TMRLRL0	16-bit reload timer reload register lower	R/W	00000000 _B
0FA8 _H to 0FBD _H	_	(Disabled)	_	_
0FBE _H	PSSR0	UART/SIO dedicated baud rate generator prescaler selecting register ch. 0	R/W	00000000 _B
0FBF _H	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch. 0	R/W	00000000 _B
0FC0 _H	PSSR1	UART/SIO dedicated baud rate generator prescaler selecting register ch. 1	R/W	00000000 _B
0FC1 _H	BRSR1	UART/SIO dedicated baud rate generator baud rate setting register ch. 1	R/W	00000000 _B
0FC2 _H	_	(Disabled)	<u> </u>	_
0FC3 _H	AIDRL	A/D input disable register (lower)	R/W	00000000 _B
0FC4 _H	LCDCC	LCDC control register	R/W	00010000 _B

Document Number: 002-07519 Rev. *B Page 38 of 80



Address	Register abbreviation	Register name	R/W	Initial value
0FC5 _H	LCDCE1	LCDC enable register 1	R/W	00110000 _B
0FC6 _H	LCDCE2	LCDC enable register 2	R/W	00000000 _B
0FC7 _H	LCDCE3	LCDC enable register 3	R/W	00000000 _B
0FC8 _H	LCDCE4	LCDC enable register 4	R/W	00000000 _B
0FC9 _H	LCDCE5	LCDC enable register 5	R/W	00000000 _B
0FCA _H	_	(Disabled)		_
0FCB _H	LCDCB1	LCDC blinking setting register 1	R/W	00000000 _B
0FCC _H	LCDCB2	LCDC blinking setting register 2	R/W	00000000 _B
0FCD _H to 0FDC _H	LCDRAM	LCDC display RAM	R/W	00000000 _B
0FDD _H to 0FE1 _H	_	(Disabled)		_
0FE2 _H	EVCR	Event counter control register	R/W	00000000 _B
0FE3 _H	WCDR	Watch counter data register	R/W	00111111 _B
0FE4 _H	CRTH	Main CR clock trimming register (upper)	R/W	0XXXXXXX _B
0FE5 _H	CRTL	Main CR clock trimming register (lower)	R/W	00XXXXXX _B
0FE6 _H to 0FE8 _H	_	(Disabled)		_
0FE9 _H	CMCR	Clock monitoring control register	R/W	XX000000 _B
0FEA _H	CMDR	Clock monitoring data register	R	00000000 _B
0FEB _H	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXXX
0FEC _H	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXXX _B
0FED _H	_	(Disabled)		_
0FEE _H	ILSR	Input level select register	R/W	00000000 _B
0FEF _H	WICR	Interrupt pin control register	R/W	01000000 _B
0FF0 _H to 0FFF _H	_	(Disabled)		_

■ R/W access symbols

R/W : Readable / Writable

R : Read only

■ Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is indeterminate.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

Document Number: 002-07519 Rev. *B Page 39 of 80



17. Interrupt Source Table

		Vector tab	le address	D.,	Priority order of in-
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	terrupt sources of the same level (occurring simul- taneously)
External interrupt ch. 0	IDOOO	FFFA	FFFD	1.00 [4.0]	High
External interrupt ch. 4	IRQ00	FFFA _H	FFFB _H	L00 [1:0]	A
External interrupt ch. 1	IDO04	FFF0	FFFO	1.04.[4.0]	
External interrupt ch. 5	IRQ01	FFF8 _H	FFF9 _H	L01 [1:0]	
External interrupt ch. 2	IDO00	FFFC	FFF7	1.00.14.01	
External interrupt ch. 6	IRQ02	FFF6 _H	FFF7 _H	L02 [1:0]	
External interrupt ch. 3	IDOOO	FFF4	FFFF	1.00.54.01	
External interrupt ch. 7	IRQ03	FFF4 _H	FFF5 _H	L03 [1:0]	
UART/SIO ch. 0	ID004	5550	5550	1045407	
Low-voltage detection reset circuit	IRQ04	FFF2 _H	FFF3 _H	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEE _H	FFEF _H	L06 [1:0]	
_	IRQ07	FFEC _H	FFED _H	L07 [1:0]	
_	IRQ08	FFEA _H	FFEB _H	L08 [1:0]	
8/16-bit PPG ch. 1 (lower)	inace			1007407	
UART/SIO ch. 1	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]	
8/16-bit PPG ch. 1 (upper)	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	
16-bit reload timer ch. 0	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	
8/16-bit PPG ch. 0 (upper)	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]]
8/16-bit PPG ch. 0 (lower)	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDE _H	FFDF _H	L14 [1:0]]
_	IRQ15	FFDC _H	FFDD _H	L15 [1:0]]
I ² C	IRQ16	FFDA _H	FFDB _H	L16 [1:0]]
_	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]	
Time-base timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]]
Watch prescaler	IDOOO	FFD0	FFD0	1 00 14 01	
Watch counter	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCE _H	FFCF _H	L22 [1:0]	1
Flash memory	IRQ23	FFCC _H	FFCD _H	L23 [1:0]	
_			''		Low

Document Number: 002-07519 Rev. *B Page 40 of 80



18. Electrical Characteristics

18.1 Absolute Maximum Ratings

		Ra	ting		B1		
Parameter	Symbol	Min	Max	Unit	Remarks		
Power supply voltage*1	V _{CC} , AV _{CC}	V _{SS} - 0.3	V _{SS} + 4.0	V	*2		
Power supply voltage for LCD	V0 to V3	V _{SS} - 0.3	V _{SS} + 4.0	V	Products with LCD internal division resistance*3		
Input voltage*1	VI	V _{SS} - 0.3	V _{SS} + 6.0	V	P23,P24* ⁴		
input voitage	٧Į	V _{SS} - 0.3	V _{SS} + 4.0	V	Other than P23,P24*4		
Output voltage*1	V _O	V _{SS} - 0.3	V _{SS} + 4.0	V	*4		
Maximum clamp current	I _{CLAMP}	-2.0	+2.0	mA	Applicable to specific pins*5		
Total maximum clamp current	$\Sigma I_{CLAMP} $	_	20	mA	Applicable to specific pins*5		
"L" level maximum output current	I _{OL}	_	15	mA	Applicable to specific pins*5		
"L" level average current	I _{OLAV}	_	4	mA	Applicable to specific pins*5 Average output current = operating current × operating ratio (1 pin)		
"L" level total maximum output current	ΣI_{OL}	_	100	mA			
"L" level total average output current	ΣI_{OLAV}	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)		
"H" level maximum output current	I _{OH}	_	-15	mA	Applicable to specific pins*5		
"H" level average current	I _{OHAV}	_	-4	mA	Applicable to specific pins*5 Average output current = operating current × operating ratio (1 pin)		
"H" level total maximum output current	Σl _{OH}	_	-100	mA			
"H" level total average output current	Σl _{OHAV}	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)		
Power consumption	Pd	_	320	mW			
Operating temperature	T _A	-40	+85	°C			
Storage temperature	Tstg	-55	+150	°C			

^{*1:} These parameters are based on the condition that V_{SS} is 0.0 V.

(Continued)

Document Number: 002-07519 Rev. *B Page 41 of 80


^{*2:} Apply equal potential to V_{CC} and AV_{CC} .

^{*3:} V0 to V3 should not exceed V_{CC} + 0.3 V.

^{*4:} V_I and V_O must not exceed V_{CC} + 0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.



- *5: Applicable to the following pins: P00 to P07, P10, P11, P13 to P16, P20 to P22, P40 to P43, P50 to P53, P60 to P67, P90 to P95, PA0 to PA3, PB0 to PB7, PC0 to PC7, PE0 to PE7, PG0
 - Use under recommended operating conditions.
 - Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the V_{CC} voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistance should be set so that when the HV (High Voltage) signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the V_{CC} pin, and thus affects other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - Do not leave the HV (High Voltage) input pin unconnected.
 - Example of a recommended circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Document Number: 002-07519 Rev. *B Page 42 of 80



Recommended Operating Conditions 18.2

 $(V_{SS} = 0.0 V)$

Parameter	Symbol	Value		Unit		Remarks
Farameter	Symbol	Min	Max	Oilit		Remarks
		1.8*1*2*3	3.6		In normal operation, T _A = -10°C to +85°C	
Power supply	V _{CC} ,	2.0	3.6	V	In normal operation, T _A = -40°C to +85°C	Other than on-chip debug mode
voltage	AV _{CC}	1.5	3.6		Hold condition in stop mode	
		3.10 ^{*3}	3.6		$T_A = +5$ °C to $+35$ °C	On-chip debug mode
	1.5 3.6 Hold condition in stop mode		Hold condition in stop mode	- On-chip debug mode		
Operating tem-	т.	-40	+85	- °C	Other than on-chip debug mode	
perature	T _A	+5	+35		On-chip debug mode	

^{*1:} The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

Document Number: 002-07519 Rev. *B Page 43 of 80

^{*2:} The value is initially 2.03 V when the low-voltage detection reset is used.

^{*3:} The threshold voltage can be set to be 2.03 V, 2.55 V, 3.10 V by software.



18.3 DC Characteristics

 $(V_{CC} = 3.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

					Value			7 6
Parameter	Symbol	Pin name	Condition	Min	Typ*5	Max	Unit	Remarks
	V _{IHI1}	P10, P95 ^{*1} , PE6 ^{*2}	*3	0.7 V _{CC}	_	V _{CC} + 0.3	V	When selecting CMOS input
	V _{IHI2}	P23, P24	*3	0.7 V _{CC}	_	V _{SS} + 5.5	V	level
"H" level input voltage	V _{IHS1}	P00 to P07, P10 to P16, P20 to P22, P40 to P43*1, P50 to P53*1, P60 to P67, P90 to P92, P93 to P95*1, PA0 to PA3, PB0 to PB7, PC0 to PC3, PC4 to PC7*1, PE0 to PE7, PG0*1	10 to P16, 10 to P22, 10 to P43*1, 10 to P67, 10 to P92, 10 to P95*1, 10 to PA3, 10 to PB7, 10 to PC3, 14 to PC7*1, 10 to PE7,		V _{CC} + 0.3	V	Hysteresis input	
	V _{IHS2}	P23, P24	*3	0.8 V _{CC}	_	V _{SS} + 5.5	V]
	V_{IHM}	RST	_	0.8 V _{CC}	_	V _{CC} + 0.3	V	
	V _{IL}	P10, P23, P24, P95 ^{*1} , PE6 ^{*2}	*3	V _{SS} - 0.3	_	0.3 V _{CC}	V	When selecting CMOS input level
"L" level input voltage	V _{ILS}	P00 to P07, P10 to P16, P20 to P24, P40 to P43*1, P50 to P53*1, P60 to P67, P90 to P92, P93 to P95*1, PA0 to PA3, PB0 to PB7, PC0 to PC3, PC4 to PC7*1, PE0 to PE7, PG0*1	*3	V _{SS} – 0.3	_	0.2 V _{CC}	V	Hysteresis input
	V _{ILM}	RST	_	V _{SS} - 0.3	_	0.2 V _{CC}	٧]
"H" level output voltage	V _{OH}	Output pin other than P12, P23, P24	I _{OH} = 4.0 mA	V _{CC} - 0.5	_	_	V	
"L" level output voltage	V _{OL}	Outp <u>ut pi</u> n other than RST	I _{OL} = 4.0 mA	_	_	0.4	V	

(Continued)

Document Number: 002-07519 Rev. *B Page 44 of 80



 $(V_{CC} = 3.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

	. 53							
Parameter	Cumbal	Din nome	Condition		Value		Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min	Typ ^{*5}	Max	Unit	Remarks
Input leakage current (Hi-Z out- put leakage cur- rent)	I _{LI}	Ports other than P12, P23, P24	0.0 V <v<sub>I<v<sub>CC</v<sub></v<sub>	-5	_	+5	μΑ	When pull-up resistance is disabled
Open-drain out- put leakage volt- age	I _{LIOD}	P12, P23, P24	0.0 V <v<sub>I<v<sub>SS + 5.5 V</v<sub></v<sub>	_	_	5	μΑ	
Pull-up resis- tance	R _{PULL}	P50 to P53 ^{*1} , P94, P95 ^{*1} , PG0 ^{*1}	V _I = 0.0 V	25	50	100	kΩ	When pull-up resistance is enabled
Input capaci- tance	C _{IN}	Other than V_{CC} and V_{SS}	f = 1 MHz	_	5	15	pF	
	_		F _{CH} = 32 MHz F _{MP} = 16 MHz	_	16.5	27.7	mA	Except during Flash memory programming and erasing
	I _{CC}		Main clock mode (divided by 2)	_	38.1	44.9	mA	During Flash memory pro- gramming and erasing
current*4			F_{CH} = 32 MHz F_{MP} = 16 MHz Main sleep mode (divided by 2)		9	15.9	mA	
	Iccl		F_{CL} = 32 kHz F_{MPL} = 16 kHz Subclock mode (divided by 2) T_{A} = +25°C	_	22.6	37.9	μΑ	

(Continued)

Document Number: 002-07519 Rev. *B



 $(V_{CC} = 3.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

					Value	3.3 1 10		.0 V, T _A = -40°C (0 +65°C)
Parameter	Symbol	Pin name	Condition	Min	Typ ^{*5}	Max	Unit	Remarks
	I _{CCLS}	V _{CC} (External clock operation)	F_{CL} = 32 kHz F_{MPL} = 16 kHz Subsleep mode (divided by 2) T_{A} = +25°C	-	11.2	16.5	μΑ	
	I _{CCT}		F_{CL} = 32 kHz Watch mode Main stop mode T_A = +25°C	l	6.7	9	μΑ	
	la avenue		F_{CH} = 4 MHz F_{MP} = 10 MHz Main PLL mode (multiplied by 2.5)	ı	10.1	19.2	mA	
	I _{CCMPLL}		F _{CH} = 6.4 MHz F _{MP} = 16 MHz Main PLL mode (multiplied by 2.5)	_	16.2	30.7	mA	
Power supply current*4	I _{CCMCR}		F_{CRH} = 12.5 MHz F_{MP} = 12.5 MHz Main CR clock mode	_	7.9	13.2	mA	
	I _{CCSCR}		Sub-CR clock mode (divided by 2) T _A = +25°C	l	77.8	138.5	μΑ	
	I _{CTS}		F_{CH} = 32 MHz Time-base timer mode T_A = +25°C	_	4.3	7.4	mA	
	I _{CCH}		Substop mode $T_A = +25$ °C	_	1	5	μΑ	
	I _A		Current consumption for A/D conversion at 16 MHz	_	0.8	1.9	mA	
	I _{AH}	AV _{CC}	Current consumption for stopping A/D conversion at 16 MHz	_	1	5	μΑ	

(Continued)

Document Number: 002-07519 Rev. *B



 $(V_{CC} = 3.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Doromotor	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	neter Gymbol 1 iii		Condition	Min	Typ ^{*5}	Max	Unit	Remarks
	I _{LVD}		Current consumption for the low-voltage detection reset circuit	_	6	9.8	μΑ	
Power supply current*4	I _{CRH}	V _{CC}	Current consumption for the main CR oscillator	_	0.5	0.6	mA	
I _{CRL}			Current consumption for the sub-CR oscillator os- cillating at 100 kHz	_	20	72	μΑ	
LCD internal division resistance	R _{LCD}	_	Between V3 and V _{SS}	_	300		kΩ	
COM0 to COM3 output impedance	R _{VCOM}	COM0 to COM3	V1 to V3 = 3.6 V	_	-	5	kΩ	
SEG00 to SEG39 output impedance	R _{VSEG}	SEG00 to SEG39	V 1 10 V3 = 3.0 V	_	_	7	kΩ	
LCD leakage current	LODL	V0 to V3, COM0 to COM3, SEG00 to SEG39	_	-1	_	+1	μΑ	

^{*1:} It is for MB95310L Series.

- See "18.4 AC Characteristics: Clock Timing" for F_{CH} and F_{CL}.
- See "18.4 AC Characteristics: 18.4.2 Source Clock/Machine Clock" for F_{MP} and F_{MPI}.

Document Number: 002-07519 Rev. *B Page 47 of 80

^{*2:} It is for MB95370L Series.

^{*3:} The input level can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

^{*4: •} The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I_{LVD}) to one of the value from I_{CC} to I_{CCH}. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I_{CRH}, I_{CRL}) and a specified value. In on-chip debug mode, the CR oscillator (I_{CRH}) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

^{*5:} $V_{CC} = 3.0 \text{ V}, T_A = +25^{\circ}\text{C}$



18.4 AC Characteristics

18.4.1 Clock Timing

 $(V_{CC} = 3.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to} +85^{\circ}\text{C})$

Doromotor	Cumbal	Din nama	Condition		Value		Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
				1.00	_	16.25	MHz	When the main oscillation circuit is used
				1.00	_	32.50	MHz	When the main external clock is used
	F _{CH}	X0, X1		3.00	_	8.13	MHz	Main PLL multiplied by 2
				3.00	_	6.5	MHz	Main PLL multiplied by 2.5
				3.00	_	4.06	MHz	Main PLL multiplied by 4
				12.25	12.5	12.75	MHz	
				9.8	10	10.2	MHz	Operating conditions: The main CR clock is used.
Clock frequen-		_		7.84	8	8.16	MHz	• T _A = -10°C to +85°C
су	F _{CRH}		_	0.98	1	1.02	MHz	
				12.1875	12.5	12.8125	MHz	
		_		9.75	10	10.25	MHz	Operating conditions: The main CR clock is used.
		_		7.8	8	8.2	MHz	• T _A = -40°C to -10°C
				0.975	1	1.025	MHz	
	F _{CL}	X0A, X1A		1	32.768	1	kHz	When the sub-oscillation circuit is used
	' CL	AUA, ATA		1	32.768	1	kHz	When the sub-external clock is used
	F _{CRL}	_		50	100	200	kHz	When the sub-CR clock is used
	t	X0, X1		61.5	_	1000	ns	When the main oscillation circuit is used
Clock cycle time	t _{HCYL}	Λ0, Λ1	_	30.8	_	1000	ns	When the external clock is used
	t_{LCYL}	X0A, X1A		_	30.5		μs	When the subclock is used
Input clock	$t_{ m WH1} \ t_{ m WL1}$	X0		61.5	_	_	ns	When using external clock and the duty ra-
pulse width	t _{WH2} t _{WL2}	X0A	_	-	15.2	1	μs	tio is about 30% to 70%
Input clock rise time and fall time	t _{CR} t _{CF}	X0, X0A	X1: open	_	_	5	ns	When the external clock is used
CR oscillation	t _{CRHWK}	_	_	_	_	150	μs	When the main CR clock is used
start time	t _{CRLWK}	_	_	_	_	10	μs	When the sub-CR clock is used

Document Number: 002-07519 Rev. *B Page 48 of 80



• Figure of main clock input port external connection

When a crystal oscillator or a ceramic oscillator is used

(X1 is open)

When the external clock is used
(X1 is open)


X0 X1

Open

FcH

T FcH

T FcH





18.4.2 Source Clock/Machine Clock

 $(V_{CC}$ = 3.0 V±10%, V_{SS} = 0.0 V, T_A = -40°C to +85°C)

Doromotor	Symbol	Pin		Value		Unit	Remarks
Parameter	Symbol	name	Min	Тур	Max	Onit	Remarks
			61.5	_	2000	ns	When the main oscillation clock is used Min: F _{CH} = 8.125 MHz, multiplied by the PLL multiplier of 2 Max: F _{CH} = 1 MHz, divided by 2
Source clock cy-	t _{SCLK}		80	_	1000	ns	When the main CR clock is used Min: F _{CRH} = 12.5 MHz Max: F _{CRH} = 1 MHz
				61	_	μs	When the sub-oscillation clock is used F _{CL} = 32.768 kHz, divided by 2
			-	20	_	μs	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2
	F _{SP}		0.50	_	16.25	MHz	When the main oscillation clock is used
Source clock fre-	' SP		1	_	12.5	MHz	When the main CR clock is used
quency		_	_	16.384	_	kHz	When the sub-oscillation clock is used
	F _{SPL}		_	50	_	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16
Machine clock cycle time*2 (minimum instruc-	t		80	_	16000	ns	When the main CR clock is used Min: F _{SP} = 12.5 MHz Max: F _{SP} = 1 MHz, divided by 16
tion execution time)	t _{MCLK}	_	61	_	976.5	μs	When the sub-oscillation clock is used Min: F _{SPL} = 16.393 kHz, no division Max: F _{SPL} = 16.393 kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16
	F _{MP}		0.031		16.25	MHz	When the main oscillation clock is used
Machine clock fre-	' MP		0.0625	_	12.5	MHz	When the main CR clock is used
quency		_	1.024	_	16.384	kHz	When the sub-oscillation clock is used
	F _{MPL}		3.125	_	50	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz

^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). In addition, a source clock can be selected from the following.


- Main clock divided by 2
- PLL multiplication of main clock (select from 2, 2.5, 4 multiplication)
- Main CR clock divided by 2
- Subclock divided by 2
- Sub-CR clock divided by 2

(Continued)

Document Number: 002-07519 Rev. *B Page 50 of 80




- *2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
 - · Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16




Document Number: 002-07519 Rev. *B









- *1: This is the default LVD reset clear threshold: 1.93 V \pm 0.10 V. It can also be set to 2.40 V \pm 0.15 V or 2.95 V \pm 0.15 V.
- *2: If the LVD reset clear threshold is set to 2.95 V ± 0.15 V, the slope from 10 MHz to 16.25 MHz should be a horizontal line.
- *3: The operating voltage becomes 3.1 V if the LVD reset clear threshold is set to 2.95 V \pm 0.15 V.
- *4: The source clock frequency becomes 14.375 MHz if the LVD reset clear threshold is set to 2.40 V \pm 0.15 V.

18.4.3 External Reset

(V_{CC} = 3.0 V±10%, V_{SS} = 0.0 V,
$$T_A$$
 = $-40^{\circ}C$ to $+85^{\circ}C$)


Parameter	Symbol	Value		Unit	Remarks	
Parameter	Syllibol	Min	Max	Onit		
		2 t _{MCLK} *1	_	ns	In normal operation	
RST "L" level pulse width t _{RSTL}		Oscillation time of the oscillator*2 + 100	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on	
		100	_	μs	In time-base timer mode	

^{*1:} See "(2) Source Clock/Machine Clock" for t_{MCLK}.

Document Number: 002-07519 Rev. *B Page 53 of 80

^{*2:} The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of μs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several μs and several ms.






18.4.4 Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


Parameter	Symbol	Condition	Value		Unit	Remarks	
i didilictei	Symbol		Min	Max	Onit		
Power supply rising time	t _R	_	_	50	ms		
Power supply cutoff time	t _{OFF}	_	1	_	ms	Wait time until power-on	



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 20 mV/ms as shown below.

Document Number: 002-07519 Rev. *B






18.4.5 Peripheral Input Timing

 $(V_{CC}$ = 3.0 V±10%, V_{SS} = 0.0 V, T_A = -40°C to +85°C)

Parameter	Symbol Pin name		Va	Unit	
i didiletei	Cyllibol	i iii iiaiiie	Min	Max	Oille
Peripheral input "H" pulse width	t _{ILIH}	INT00 to INT07, EC0, EC1, ADTG	2 t _{MCLK} *	_	ns
Peripheral input "L" pulse width	t _{IHIL}	INTO to INTO7, ECO, ECT, ADTG	2 t _{MCLK} *	_	ns

^{*:} See "(2) Source Clock/Machine Clock" for t_{MCLK}.



18.4.6 UART/SIO, Serial I/O Timing


(V_{CC} = 3.0 V±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -40°C to +85°C)


Parameter	Symphol	Pin name	Condition	V	alue	Unit	
Parameter	Symbol	Pin name	Condition	Min	Max	Oilit	
Serial clock cycle time	t _{SCYC}	UCK0, UCK1		4 t _{MCLK} *	_	ns	
UCK ↓→ UO time	t _{SLOVI}	UCK0, UCK1, UO0, UO1	Internal clock	-190	+190	ns	
Valid UI → UCK ↑	t _{IVSHI}	UCK0, UCK1, UI0, UI1	operation output pin: C _L = 80 pF + 1 TTL	2 t _{MCLK} *	_	ns	
UCK ↑→ valid UI hold time	t _{SHIXI}	UCK0, UCK1, UI0, UI1		2 t _{MCLK} *	_	ns	
Serial clock "H" pulse width	t _{SHSL}	UCK0, UCK1		4 t _{MCLK} *	_	ns	
Serial clock "L" pulse width	t _{SLSH}	UCK0, UCK1		4 t _{MCLK} *	_	ns	
UCK $\downarrow \rightarrow$ UO time	t _{SLOVE}	UCK0, UCK1, UO0, UO1	External clock operation output pin:	_	190	ns	
Valid UI → UCK ↑	t _{IVSHE}	UCK0, UCK1, UI0, UI1	C _L = 80 pF + 1 TTL	2 t _{MCLK} *	_	ns	
UCK ↑→ valid UI hold time	t _{SHIXE}	UCK0, UCK1, UI0, UI1		2 t _{MCLK} *	_	ns	

^{*:} See "(2) Source Clock/Machine Clock" for t_{MCLK}.

Document Number: 002-07519 Rev. *B Page 55 of 80









18.4.7 Low-voltage Detection

 $(V_{SS} = 0.0 \text{ V}, V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Dovometer	Cumbal		Value		l lmi4	Domoules
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Power release voltage 0	V _{PDL0+}	1.83	1.93	2.03	V	At power supply rise
Power detection voltage 0	V _{PDL0-}	1.80	1.90	2.00	V	At power supply fall
Power release voltage 1	V _{PDL1+}	2.25	2.40	2.55	V	At power supply rise
Power detection voltage 1	V _{PDL1-}	2.20	2.35	2.50	V	At power supply fall
Power release voltage 2	V _{PDL2+}	2.80	2.95	3.10	V	At power supply rise
Power detection voltage 2	V _{PDL2} -	2.70	2.85	3.00	V	At power supply fall
Interrupt release voltage 0	V _{IDL0+}	2.03	2.18	2.33	V	At power supply rise
Interrupt detection voltage 0	V _{IDL0-}	2.00	2.15	2.30	V	At power supply fall
Interrupt release voltage 1	V _{IDL1+}	2.25	2.40	2.55	V	At power supply rise
Interrupt detection voltage 1	V _{IDL1-}	2.20	2.35	2.50	V	At power supply fall
Interrupt release voltage 2	V _{IDL2+}	2.46	2.61	2.76	V	At power supply rise
Interrupt detection voltage 2	V _{IDL2} -	2.40	2.55	2.70	V	At power supply fall
Interrupt release voltage 3	V _{IDL3+}	2.67	2.82	2.97	V	At power supply rise
Interrupt detection voltage 3	V _{IDL3-}	2.60	2.75	2.90	V	At power supply fall
Interrupt release voltage 4	V _{IDL4+}	2.90	3.10	3.30	V	At power supply rise
Interrupt detection voltage 4	V _{IDL4-}	2.80	3.00	3.20	V	At power supply fall
Power supply start voltage	V _{off}	_	_	1.8	V	
Power supply end voltage	V _{on}	3.3	_	_	V	
Power supply voltage change time (at power supply rise)	t _r	3000	_	_	μs	Slope of power supply that the reset release signal generates within the rating (V _{PDL+} /V _{IDL+})
Power supply voltage change time (at power supply fall)	t _f	3000	_	_	μs	Slope of power supply that the reset detection signal generates within the rating (V _{PDL} -/V _{IDL} -)


(Continued)

Document Number: 002-07519 Rev. *B Page 57 of 80



 $(V_{SS} = 0.0 \text{ V}, V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Value			Unit	Remarks
raiailletei	Symbol	Min	Тур	Max	Oill	Remarks
Power reset release delay time	t _{dp1}	10	_	300	μs	
Power reset detection delay time	t _{dp2}	_	_	150	μs	
Interrupt reset release delay time	t _{di1}	10	_	200	μs	
Interrupt reset detection delay time	t _{di2}	_	_	150	μs	





18.4.8 I²C Timing

(V_{CC} = 3.0 V±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = $-40^{\circ}C$ to $+85^{\circ}C$)

Parameter	Symbol	Pin name	Conditions	Conditions Standard-mode			Fast-mode		
				Min	Max	Min	Max		
SCL clock frequency	f _{SCL}	SCL0		0	100	0	400	kHz	
(Repeat) Start condition hold time SDA ¬ Ø SCL ¬	t _{HD;STA}	SCL0, SDA0		4.0	_	0.6	_	μs	
SCL clock "L" width	t _{LOW}	SCL0		4.7	_	1.3	_	μs	
SCL clock "H" width	t _{HIGH}	SCL0		4.0	_	0.6	_	μs	
(Repeat) Start condition setup time SCL $f \varnothing$ SDA \neg	t _{SU;STA}	SCL0, SDA0	R = 1.7 kΩ,	4.7	_	0.6	_	μѕ	
Data hold time $SCL \neg \varnothing SDA \neg f$	t _{HD;DAT}	SCL0, SDA0	C = 50 pF*1	0	3.45* ²	0	0.9*3	μs	
Data setup time SDA $\neg f \varnothing$ SCL f	t _{SU;DAT}	SCL0, SDA0		0.25	_	0.1	_	μs	
Stop condition setup time SCL $f \varnothing$ SDA f	t _{SU;STO}	SCL0, SDA0		4.0	_	0.6	_	μs	
Bus free time be- tween stop condition and start condition	t _{BUF}	SCL0, SDA0		4.7	_	1.3	_	μs	

^{*1:} R represents the pull-up resistor of the SCL0 and SDA0 lines, and C the load capacitor of the SCL0 and SDA0 lines.

(Continued)

Document Number: 002-07519 Rev. *B Page 59 of 80


^{*2:} The maximum $t_{\text{HD;DAT}}$ in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (t_{LOW}) does not extend.

^{*3:} A Fast-mode I^2C -bus device can be used in a Standard-mode I^2C -bus system, provided that the condition of $t_{SU;DAT} \ge 250$ ns is fulfilled.



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA0 and SCL0 if the rating of the input data set-up time cannot be satisfied.



Document Number: 002-07519 Rev. *B



(V_{CC} = 3.0 V±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)

Parameter	Symbol	Pin name	Conditions	Valu	ue* ²	Unit	Remarks
raiametei	Symbol	riii iiaiiie	Conditions	Min	Max	Oiiit	Remarks
SCL clock "L" width	t _{LOW}	SCL0		(2 + nm / 2) t _{MCLK} – 20	_	ns	Master mode
SCL clock "H" width	t _{HIGH}	SCL0		(nm / 2)t _{MCLK} – 20	(nm / 2)t _{MCLK} + 20	ns	Master mode
Start condition hold time	t _{HD;STA}	SCL0, SDA0		(-1 + nm / 2) t _{MCLK} - 20	1 + nm / 2) t _{MCLK} – 20 (–1 + nm)t _{MCLK} + 20		Master mode Maximum value is ap- plied when m, n = 1, 8. Otherwise, the mini- mum value is applied.
Stop condition setup time	t _{SU;STO} SCL0, SDA0			(1 + nm / 2) t _{MCLK} – 20	(1 + nm / 2)t _{MCLK} + 20	ns	Master mode
Start condition setup time	tion setup $t_{SU;STA}$ $SCL0, SDA0$ $R = 1.7 k\Omega.$			(1 + nm / 2)t _{MCLK} – 20	(1 + nm / 2)t _{MCLK} + 20	ns	Master mode
Bus free time be- tween stop condition and start condition	t _{BUF}	SCL0, SDA0	C = 50 pF* ¹	(2 nm + 4)t _{MCLK} - 20	0 —		
Data hold time	t _{HD;DAT}	SCL0, SDA0		3 t _{MCLK} – 20	_		Master mode
Data setup time	t _{SU;DAT}	SCL0, SDA0		(-2 + nm / 2)t _{MCLK} - 20	(-1 + nm / 2)t _{MCLK} + 20	ns	Master mode When assuming that "L" of SCL is not ex- tended, the minimum value is applied to first bit of continuous data. Otherwise, the maxi- mum value is applied.

(Continued)

Document Number: 002-07519 Rev. *B Page 61 of 80



(V_{CC} = 3.0 V±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)

Parameter	Symbol	Pin name	Conditions	Valu	Unit	Remarks		
i didilietei	Cyllibol	1 III IIaiiie	Conditions	Min	Max	Oille	Kemarks	
Setup time be- tween clearing in- terrupt and SCL rising	t _{SU;INT}	SCL0		(nm / 2)t _{MCLK} – 20	(1 + nm / 2)t _{MCLK} + 20	ns	Minimum value is applied to interrupt at 9th SCL¬. Maximum value is applied to interrupt at 8th SCL¬.	
SCL clock "L" width	t _{LOW}	SCL0		4 t _{MCLK} – 20	_	ns	At reception	
SCL clock "H" width	t _{HIGH}	SCL0		4 t _{MCLK} – 20	_	ns	At reception	
Start condition detection	t _{HD;STA}	SCL0, SDA0		2 t _{MCLK} – 20	_	ns	Not detected when 1 t _{MCLK} is used at reception	
Stop condition detection	t _{SU;STO}	J_{STO} SCL0, SDA0 $R = 1.7 \text{ k}\Omega$, $2 \text{ t}_{MCLK} - 20$ —		_	ns	Not detected when 1 t _{MCLK} is used at reception		
Restart condition detection condition			2 t _{MCLK} – 20	_	ns	Not detected when 1 t _{MCLK} is used at reception		
Bus free time	t _{BUF}	SCL0, SDA0		2 t _{MCLK} – 20	_	ns	At reception	
Data hold time	t _{HD;DAT}	SCL0, SDA0		2 t _{MCLK} – 20	_	ns	At slave transmission mode	
Data setup time	t _{SU;DAT}	SCL0, SDA0		t _{LOW} - 3 t _{MCLK} - 20	_	ns	At slave transmission mode	
Data hold time	t _{HD;DAT}	SCL0, SDA0		0	_	ns	At reception	
Data setup time	t _{SU;DAT}	SCL0, SDA0		t _{MCLK} – 20	_	ns	At reception	
SDA⊸Ø SCL <i>f</i> (at wakeup function)	t _{WAKEUP}	SCL0, SDA0		Oscillation stabilization wait time + 2 t _{MCLK} - 20	_	ns		

(Continued)

Document Number: 002-07519 Rev. *B Page 62 of 80



- *1: R represents the pull-up resistor of the SCL0 and SDA0 lines, and C the load capacitor of the SCL0 and SDA0 lines.
- *2: See "(2) Source Clock/Machine Clock" for t_{MCLK}.
 - m represents the CS4 bit and CS3 bit (bit4 and bit3) in the I²C clock control register (ICCR0).
 - n represents the CS2 bit to CS0 bit (bit2 to bit0) in the I²C clock control register (ICCR0).
 - The actual timing of I²C is determined by the values of m and n set by the machine clock (t_{MCLK}) and the CS4 to CS0 bits in the ICCR0 register.
 - · Standard-mode:

m and n can be set to values in the following range: 0.9 MHz < t_{MCLK} (machine clock) < 16.25 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

(m, n) = (1, 8): 0.9 MHz $< t_{MCLK} \le 1$ MHz

 $(m,\,n) = (1,\,22),\,(5,\,4),\,(6,\,4),\,(7,\,4),\,(8,\,4);\,0.9\;\text{MHz} < t_{MCLK} \leq 2\;\text{MHz}$

 $(m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8): 0.9 \text{ MHz} < t_{MCLK} \le 4 \text{ MHz}$

 $(m, n) = (1, 98), (5, 22), (6, 22), (7, 22): 0.9 \text{ MHz} < t_{MCLK} \le 10 \text{ MHz}$

(m, n) = (8, 22): 0.9 MHz < $t_{MCLK} \le 16.25$ MHz

· Fast-mode:

m and n can be set to values in the following range: $3.3 \text{ MHz} < t_{MCLK}$ (machine clock) < 16.25 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

 $(m, n) = (1, 8): 3.3 \text{ MHz} < t_{MCLK} \le 4 \text{ MHz}$

 $(m, n) = (1, 22), (5, 4): 3.3 \text{ MHz} < t_{MCLK} \le 8 \text{ MHz}$

 $(m, n) = (1, 38), (6, 4), (7, 4), (8, 4): 3.3 \text{ MHz} < t_{MCLK} \le 10 \text{ MHz}$

(m, n) = (5, 8): 3.3 MHz $< t_{MCLK} \le 16.25$ MHz

18.5 A/D Converter

18.5.1 A/D Converter Electrical Characteristics

 $(V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

			Value			
Parameter	Symbol	Min Typ Max		Unit	Remarks	
Resolution		_	_	10	bit	
Total error		-3	_	+3	LSB	
Linearity error] —	-2.5	_	+2.5	LSB	
Differential linear error		-1.9	_	+1.9	LSB	
Zero transition		AV _{SS} – 1.5 LSB	AV _{SS} + 0.5 LSB	AV _{SS} + 2.5 LSB	V	$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$
voltage	V _{OT}	AV _{SS} – 0.5 LSB	AV _{SS} + 1.5 LSB	AV _{SS} + 3.5 LSB	V	1.8 V ≤ V _{CC} < 2.7 V
Full-scale transition volt-	V _{FST}	AV _{CC} – 3.5 LSB	AV _{CC} – 1.5 LSB	AV _{CC} + 0.5 LSB	V	$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$
age		AV _{CC} – 2.5 LSB	AV _{CC} – 0.5 LSB	AV _{CC} + 1.5 LSB	V	1.8 V ≤ V _{CC} < 2.7 V
Compare time		0.6	_	140	μs	$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$
Compare time	_	20	_	140	μs	1.8 V ≤ V _{CC} < 2.7 V
Compling time		0.4	_	∞	μs	$2.7~\text{V} \leq \text{V}_{CC} \leq 3.6~\text{V},$ with external impedance < 1.8 $k\Omega$
Sampling time		30	_	∞	μs	1.8 V \leq V _{CC} $<$ 2.7 V, with external impedance $<$ 14.8 k Ω
Analog input current	I _{AIN}	-0.3	_	+0.3	μA	
Analog input voltage	V _{AIN}	AV _{SS}	_	AV _{CC}	V	


Document Number: 002-07519 Rev. *B Page 63 of 80




18.5.2 Notes on Using the A/D Converter

■ External impedance of analog input and its sampling time

• The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





■ A/D conversion error

As $|V_{CC}-V_{SS}|$ decreases, the A/D conversion error increases proportionately.

18.5.3 Definitions of A/D Converter Terms

■ Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

■ Linearity error (unit: LSB)

It indicates how much an actual conversion val

It indicates how much an actual conversion value deviates from the straight line connecting


Document Number: 002-07519 Rev. *B Page 64 of 80



the zero transition point ("00 0000 0000" \leftarrow \rightarrow "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" \leftarrow \rightarrow "11 1111 1110") of the same device.


- Differential linear error (unit: LSB)
 It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)

 It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.



(Continued)







18.6 Flash Memory Program/Erase Characteristics

Parameter	Value				Remarks	
raidilletei	Min	Тур	Max	Unit	Remarks	
Sector erase time (2 Kbyte sector)	_	0.2*1	0.5* ²	s	The time of programming 00 _H prior to erasure is excluded.	
Sector erase time (16 Kbyte sector)	_	0.5* ¹	7.5* ²	s	The time of programming 00 _H prior to erasure is excluded.	
Byte programming time	_	21	6100* ²	μs	System-level overhead is excluded.	
Program/erase cycle	100000	_	_	cycle		
Power supply voltage at program/erase	2.7	3.0	3.6	V		
Flash memory data retention time	20* ³	_	_	year	Average T _A = +85°C	

^{*1:} $T_A = +25$ °C, $V_{CC} = 3.0$ V, 100000 cycles

Document Number: 002-07519 Rev. *B Page 67 of 80


^{*2:} $T_A = +85$ °C, $V_{CC} = 2.7$ V, 100000 cycles

^{*3:} This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C).




19. Sample Characteristics


· Power supply current temperature characteristics















· Input voltage characteristics







Output voltage characteristics









20. Mask Options

No.	Part Number	MB95F314E MB95F316E MB95F318E MB95F374E MB95F376E MB95F378E	MB95F314L MB95F316L MB95F318L MB95F374L MB95F376L MB95F378L			
	Selectable/Fixed	Fixed				
1	Low-voltage detection reset	With low-voltage detection reset	Without low-voltage detection reset			

21. Ordering Information

Part Number	Package
MB95F314EPMC-G-SNE2 MB95F314LPMC-G-SNE2 MB95F316EPMC-G-SNE2 MB95F316LPMC-G-SNE2 MB95F318EPMC-G-SNE2 MB95F318LPMC-G-SNE2	80-pin plastic LQFP (FPT-80P-M37)
MB95F374EPMC1-G-SNE2 MB95F374LPMC1-G-SNE2 MB95F376EPMC1-G-SNE2 MB95F376LPMC1-G-SNE2 MB95F378EPMC1-G-SNE2 MB95F378LPMC1-G-SNE2	64-pin plastic LQFP (FPT-64P-M38)

Document Number: 002-07519 Rev. *B





Part Number	Package
MB95F374EPMC2-G-SNE2	
MB95F374LPMC2-G-SNE2	
MB95F376EPMC2-G-SNE2	64-pin plastic LQFP
MB95F376LPMC2-G-SNE2	(FPT-64P-M39)
MB95F378EPMC2-G-SNE2	
MB95F378LPMC2-G-SNE2	

Document Number: 002-07519 Rev. *B Page 74 of 80




22. Package Dimension









64-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	10.00 mm × 10.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
(FPT-64P-M38)	Weight	0.32 g











23. Major Changes

Spansion Publication Number: DS07-12628-2E

Page	Section	Details
1	_	Changed the family name. $F^2MC\text{-}8FX \to \text{New }8FX$
1	Features	Changed the main CR clock oscillation frequency. 1/8/10 MHz ±3%, maximum machine clock frequency: 10 MHz → 1/8/10/12.5 MHz ±2%, maximum machine clock frequency: 12.5 MHz
23	Pin Connection	Added "• Notes on handling the external clock pins while using the CR clock".
46	Electrical Characteristics DC Characteristics	Changed the condition for the power supply current (I_{CCMCR}). $F_{CRH} = 10 \text{ MHz}$ $F_{MP} = 10 \text{ MHz}$ Main CR clock mode \rightarrow $F_{CRH} = 12.5 \text{ MHz}$ Main CR clock mode Changed the condition for the power supply current (I_{CCSCR}). $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub-CR clock mode (divided by 2) $T_{A} = +25^{\circ}C$ \rightarrow Sub-CR clock mode (divided by 2) $T_{A} = +25^{\circ}C$
47		Changed the condition for the power supply current (I _{CRH}). Current consumption for the main CR oscillator at 10 MHz → Current consumption for the main CR oscillator
48	Electrical Characteristics AC Characteristics Clock Timing	Changed the values of the clock frequency (F _{CRH}).
58	Electrical Characteristics AC Characteristics Low-voltage Detection	Deleted the following parameters: Power hysteresis width 0, Power hysteresis width 1, Power hysteresis width 2, Interrupt hysteresis width 0, Interrupt hysteresis width 1, Interrupt hysteresis width 2, Interrupt hysteresis width 3, Interrupt hysteresis width 4
59		Deleted V _{PHYS} /V _{IHYS} from the diagram.
64	Electrical Characteristics AC Characteristics I ² C Timing	Changed the settings related to the machine clock shown in *2.
70 to 75	Sample Characteristics	Added "■ SAMPLE CHARACTERISTICS".

NOTE: Please see "Document History" about later revised information.

Document Number: 002-07519 Rev. *B Page 78 of 80



Document History

Document Title: MB95F314E/F314L/F316E/F316L/F318E/F318L, MB95F374E/F374L/F376E/F376L/F378E/F378L, New 8FX MB95310L/370L Series 8-bit Microcontrollers Document Number: 002-07519

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**		AKIH		Migrated to Cypress and assigned document number 002-07519. No change to document contents or format.
*A	5180514	AKIH	04/05/2016	Updated to Cypress template
*B	5861651	YSAT	08/24/2017	Adapted new Cypress logo

Document Number: 002-07519 Rev. *B Page 79 of 80



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

Products

Touch Sensing

USB Controllers

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2010-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware product, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07519 Rev. *B Revised August 24, 2017 Page 80 of 80