Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23

Absolute Maximum Ratings

V _{CC} to GND	0.3V to +4V	8-Pin SO (derate 5.88mW°C above	+70°C)471mW
IN to GND	0.3V to +3.9V	8-Pin TDFN (derate 6.20mW°C above	ve +70°C)496mW
OUT to GND	$0.3V \text{ to } (V_{CC} + 0.3V)$	Operating Temperature Ranges	
ESD Protection All Pins		MAX911_E	40°C to +85°C
(Human Body Model, IN_+, IN)	±11kV	MAX911_A	40°C to +125°C
Continuous Power Dissipation (T _A = +70°C	3)	Storage Temperature Range	65°C to +150°C
8-Pin SOT23 (derate 5.10mW/°C above	+70°C)408.60mW	Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

SOT23-8

PACKAGE CODE	K8+1
Outline Number	21-0078
Land Pattern Number	90-0176
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ _{JA})	195.80°C/W
Junction to Case (θ _{JC})	70°C/W

SO-8

PACKAGE CODE	\$8-2/\$8+2
Outline Number	21-0041
Land Pattern Number	90-0096
Thermal Resistance, Single-Layer Board:	
Junction to Ambient (θ _{JA})	170°C/W
Junction to Case (θ_{JC})	40°C/W
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ _{JA})	136°C/W
Junction to Case (θ _{JC})	38°C/W

TDFN-8

PACKAGE CODE	T822CY+2
Outline Number	21-100341
Land Pattern Number	90-100117
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ _{JA})	162°C/W
Junction to Case (θ _{JC})	20°C/W

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23

Electrical Characteristics

 $(V_{CC}$ = +3.0V to +3.6V, magnitude of input voltage, $|V_{ID}|$ = +0.1V to +1.0V, V_{CM} = $|V_{ID}|/2$ to (2.4V - ($|V_{ID}|/2$)), T_A = T_{MIN} to T_{MAX} . Typical values are at V_{CC} = +3.3V and T_A = +25°C, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Differential Input High Threshold (Note 3)	V _{TH}	V _{CM} = 0.05V, 1.2V, 2.75V at 3.3V				100	mV
Differential Input Low Threshold (Note 3)	V _{TL}	V _{CM} = 0.05V, 1.2V, 2.75V at 3.3V		-100			mV
Differential Input Resistance	R _{DIFF}	V _{CM} = 0.2V or 2.2V, V _{ID} = ±0.4V, V _{CC} = 0 or 3.6V		5	18		kΩ
	V _{ОН}	I _{OH} = -4mA	V _{ID} = +200mV	2.7	2.7		
Output High Voltage (OUT_)			Inputs shorted, undriven	2.7			\rfloor
			100Ω parallel termination, undriven	2.7			
Output Low Voltage (OUT_)	V _{OL}	I _{OL} = 4mA, V _{ID} = -200mV				0.4	
Output Short Circuit Current	Ios	V _{ID} = +200mV, V	V _{OUT} _ = 0			-100	m A
Output Short-Circuit Current		MAX9113ATA/VY+				-120	mA
	Icc	MAX9111			4.2	6	
No-Load Supply Current		MAX9113			8.7	11	mA
		MAX9113ATA/VY+			8.7	16	

Switching Characteristics

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}. \text{ Typical values are at } V_{CC} = +3.3 \text{V} \text{ and } T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Notes 4, 5, 6)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS	
			T _A = +85°C	1.0	1.77	2.5		
Differential Propagation Delay		$C_{I} = 15pF, V_{ID} = \pm 200mV$	′, T _A = +125°C			3.0	ns	
High to Low	t _{PHLD}	V _{CM} = 1.2V (Figures 1, 2)	T _A = +125°C MAX9113ATA/VY+			3.5		
			T _A = +85°C	1.0	1.68	2.5	ns	
Differential Propagation Delay	t _{PLHD}	C _L = 15pF, V _{ID} = ±200m\	′, T _A = +125°C			3.0		
Low to High	PLHD	V _{CM} = 1.2V (Figures 1, 2)	T _A = +125°C MAX9113ATA/VY+			3.5	113	
Differential Pulse Skew					90	300		
t _{PLHD} - t _{PHLD} (Note 7)	t _{SKD1}		MAX9113ATA/VY+			1200	ps	
Differential Channel-to-Channel					140	400	ps ns	
Skew; Same Device (MAX9113 only) (Note 8)	t _{SKD2}	C _L = 15pF, V _{ID} = ±200mV V _{CM} = 1.2V (Figures 1, 2	MAX9113ATA/VY+			900		
Differential Part-to-Part Skew	t _{SKD3}	VCM - 1.27 (1 iguics 1, 2				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
(Note 9)	0.120	-	MAX9113ATA/VY+			1200 1.5	ns	
Differential Part-to-Part Skew (MAX9113 only) (Note 10)	t _{SKD4}		MAX9113ATA/VY+			2000		
,			T _A = +85°C		0.6	0.8	ns	
	t _{TLH}	C _L = 15pF, V _{ID} = ±200m\				1.0		
Rise Time		V _{CM} = 1.2V (Figures 1, 2)	$T_A = +125^{\circ}C$ (MAX9113ATA/VY+)			1.6		
			T _A = +85°C		0.6	0.8		
Fall Time	t	C _L = 15pF, V _{ID} = ±200mV	/ T .40500			1.0	ns	
T dii Time	t_{THL} $V_{CM} = 1.2V \text{ (Figures 1, 2)}$		$T_A = +125$ °C (MAX9113ATA/VY+)			1.8	113	
Maximum Operating Frequency	f _{MAX}	All channels switching, C _L = 15pF, V _{OL} (max) = 0.4V, V _{OH} (min) = 2.7V,		250	300		MHz	
· · · · · · ·			AX9113ATA/VY+T ly		300			

- Note 1: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at $T_A = +25$ °C.
- Note 2: Current into the device is defined as positive. Current out of the devices is defined as negative. All voltages are referenced to ground except V_{TH} and V_{TL}.
- Note 3: Guaranteed by design, not production tested.
- Note 4: AC parameters are guaranteed by design and characterization.
- **Note 5:** C_L includes probe and test jig capacitance.
- **Note 6:** f_{MAX} generator output conditions: $f_{R} = f_{F} < 1$ ns (0 to 100%), 50% duty cycle, $f_{OH} = 1.3$ V, $f_{OH} = 1.3$ V, $f_{OH} = 1.3$ V.
- Note 7: t_{SKD1} is the magnitude difference of differential propagation delays in a channel. t_{SKD1} = |t_{PLHD} t_{PHLD}|.
- Note 8: t_{SKD2} is the magnitude difference of the t_{PLHD} or t_{PHLD} of one channel and the t_{PLHD} or t_{PHLD} of the other channel on the same device.
- Note 9: t_{SKD3} is the magnitude difference of any differential propagation delays between devices at the same V_{CC} and within 5°C of each other.
- **Note 10:** t_{SKD4}, is the magnitude difference of any differential propagation delays between devices operating over the rated supply and temperature ranges.

Test Circuit Diagrams




Figure 1. Receiver Propagation Delay and Transition Time Test Circuit





Figure 2. Receiver Propagation Delay and Transition Time Waveforms


Typical Operating Characteristics


 $(V_{CC} = 3.3V, |V_{ID}| = 200mV, V_{CM} = 1.2V, f_{IN} = 200MHz, C_L = 15pF, T_A = +25^{\circ}C$ and over recommended operating conditions, unless otherwise specified.)





Typical Operating Characteristics (continued)


 $(V_{CC} = 3.3V, |V_{ID}| = 200 \text{mV}, V_{CM} = 1.2V, f_{IN} = 200 \text{MHz}, C_L = 15 \text{pF}, T_A = +25 ^{\circ}\text{C}$ and over recommended operating conditions, unless otherwise specified.)















Pin Configurations/Functional Diagrams/Truth Table



Pin Description

	PIN					
MAX	MAX9111		MAX9113		FUNCTION	
SOT23-8	SO-8	SOT23-8	SO-8			
1	8	1	8	Vcc	Power Supply	
2	5	2	5	GND	Ground	
8	1	8	1	IN-/IN1-	Receiver Inverting Differential Input	
7	2	7	2	IN+/IN1+	Receiver Noninverting Differential Input	
_	_	5	4	IN2-	Receiver Inverting Differential Input	
_	_	6	3	IN2+	Receiver Noninverting Differential Input	
3	7	3	7	OUT/OUT1	Receiver Output	
_	_	4	6	OUT2	Receiver Output	
4, 5, 6	3, 4, 6	_	_	N.C.	No Connection. Not internally connected.	

Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23

Detailed Description

LVDS Inputs

The MAX9111/MAX9113 feature LVDS inputs for interfacing high-speed digital circuitry. The LVDS interface standard is a signaling method intended for point-to-point communication over a controlled impedance media, as defined by the ANSI/EIA/TIA-644 standards. The technology uses low-voltage signals to achieve fast transition times, minimize power dissipation, and noise immunity. Receivers such as the MAX9111/MAX9113 convert LVDS signals to CMOS/LVTTL signals at rates in excess of 500Mbps. The devices are capable of detecting differential signals as low as 100mV and as high as 1V within a 0V to 2.4V input voltage range. The LVDS standard specifies an input voltage range of 0 to 2.4V referenced to ground.

Fail-Safe

The fail-safe feature sets the output to a high state when the inputs are undriven and open, terminated, or shorted. When using one channel in the MAX9113, leave the unused channel open. The fail-safe feature is not guaranteed to be operational above +85°C.

ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The receiver inputs of the MAX9111/MAX9113 have extra protection against static electricity. Maxim's engineers have developed state-of-the-art structures to protect these pins against ESD of ±11kV without damage. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down.

ESD protection can be tested in various ways; the receiver inputs of this product family are characterized for protection to the limit of ±11kV using the Human Body Model.

Human Body Model

Figure 3a shows the Human Body Model, and Figure 3b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a $1.5 \mathrm{k}\Omega$ resistor.




Figure 3a. Human Body ESD Test Modules




Figure 3b. Human Body Current Waveform

Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23

Applications Information

Supply Bypassing

Bypass V_{CC} with high-frequency surface-mount ceramic $0.1\mu F$ and $0.001\mu F$ capacitors in parallel, as close to the device as possible, with the $0.001\mu F$ valued capacitor the closest to the device. For additional supply bypassing, place a $10\mu F$ tantalum or ceramic capacitor at the point where power enters the circuit board.

Differential Traces

Output trace characteristics affect the performance of the MAX9111/MAX9113. Use controlled impedance traces to match trace impedance to both transmission medium impedance and the termination resistor. Eliminate reflections and ensure that noise couples as common mode by running the differential traces close together. Reduce skew by matching the electrical length of the traces. Excessive skew can result in a degradation of magnetic field cancellation.

Maintain the distance between the differential traces to avoid discontinuities in differential impedance. Avoid 90° turns and minimize the number of vias to further prevent impedance discontinuities.

Cables and Connectors

Transmission media should have a differential characteristic impedance of about 100Ω . Use cables and connectors that have matched impedance to minimize impedance discontinuities.

Avoid the use of unbalanced cables such as ribbon or simple coaxial cable. Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by the LVDS receiver.

Termination


The MAX9111/MAX9113 input differential voltage depends on the driver current and termination resistance. Refer to the MAX9110/MAX9112 differential driver data sheet for this information.

Minimize the distance between the termination resistor and receiver inputs. Use a single 1% to 2% surface-mount resistor across the receiver inputs.

Board Layout

For LVDS applications, a four-layer PCB that provides separate power, ground, LVDS signals, and input signals is recommended. Isolate the input and LVDS signals from each other to prevent coupling. For best results, separate the input and LVDS signal planes with the power and ground planes.

Typical Operating Circuit



Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX9111EKA	-40°C to +85°C	8 SOT23	AAEE
MAX9111ESA	-40°C to +85°C	8 SO	_
MAX9113EKA	-40°C to +85°C	8 SOT23	AAED
MAX9113ESA	-40°C to +85°C	8 SO	_
MAX9113ASA/V+	-40°C to +125°C	8 SO	_
MAX9113ATAVY+T	-40°C to +125°C	8 TDFN	+BST

N denotes an automotive qualified part.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	
8 SOT23	K8+1	21-0078	
8 SO	S8+2	21-0041	
8 TDFN	T822CY+2	21-100341	

Chip Information

PROCESS: CMOS

www.maximintegrated.com Maxim Integrated | 11

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	_	Initial release	_
1	2/07	_	1, 2, 8, 10, 11
2	12/07	Updated Ordering Information, temperature, Switching Characteristics, Fail-Safe section.	1, 2, 3, 7
3	3/09	Added /V designation to Ordering Information and updated Termination section.	1, 8
4	1/19	Updated Ordering Information, Applications, Pin Configuration, Absolute Maximum Rating, Package Information	1, 2, 9
5	5/19	Updated Pin Configuration and Ordering Information table	1, 8, 11
6	5/19	Updated Electrical Characteristics table	3
7	6/19	Updated Electrical Characteristics table	4

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.