### **ABSOLUTE MAXIMUM RATINGS**

All Voltages Are Referenced to GND	
Supply Voltage (VCC)	0.3V to +6V
PWM_, TACH_, OT, FAN_FAIL	0.3V to +13.5V
ADD0, ADD1, SDA, SCL	0.3V to +6V
All Other Pins	
SDA, OT, FAN_FAIL, PWM_, GPIO_ C	urrent±50mA
TH_ Current	±1mA
REF Current	±20mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
16-Pin QSOP (derated at 8.3mW/°C	
above +70°C)	666.7mW
24-Pin QSOP (derated at 9.5mW/°C	
above +70°C)	761.9 mW
ESD Protection (all pins, Human Body Model)	±2kV
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +3.0V \text{ to } +5.5V, T_{A} = 0^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3V, T_{A} = +25^{\circ}\text{C}.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage	Vcc		3.0		5.5	V
Standby Current		Interface inactive, ADC in idle state			10	μΑ
Operating Current	Is	Interface inactive, ADC active		0.5	1	mA
External Temperature Error		$V_{CC} = +3.3V$ , $0.15V \le V_{TH} \le +0.71V$ (excludes thermistor errors, thermistor nonlinearity) (Note1)			±1	°C
latana al Tanana anatana Finana		$V_{CC} = +3.3V, 0^{\circ}C \le T_{A} \le +85^{\circ}C,$			±2.5	°C
Internal Temperature Error		$V_{CC} = +3.3V, 0^{\circ}C \le T_{A} \le +125^{\circ}C$			±4	
Temperature Resolution			0.125			°C
Conversion Time				250		ms
Conversion Rate Timing Error			-20		+20	%
PWM Frequency Error			-20		+20	%
INPUT/OUTPUT						
Output Low Voltage	V <sub>OL</sub>	$V_{CC} = +3V$ , $I_{OUT} = 6mA$			0.4	V
Output High Leakage Current	Іон				1	μΑ
Logic Low Input Voltage	VIL				0.8	V
Logic High Input Voltage	VIH		2.1			V
Input Leakage Current					1	μΑ
Input Capacitance	C <sub>IN</sub>			5		рF
SMBus TIMING (Figures 2, 3)	(Note 2)					
Serial Clock Frequency	fsclk		10		400	kHz
Clock Low Period	tLOW	10% to 10%	4			μs
Clock High Period	thigh	90% to 90%	4.7			μs
Bus Free Time Between STOP and START Conditions	tBUF		4.7			μs
SMBus START Condition Setup Time	tsu:sta	90% of SCL to 90% of SDA	4.7			μs

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +3.0 \text{V to } +5.5 \text{V}, T_A = 0^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.3 \text{V}, T_A = +25^{\circ}\text{C}.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
START Condition Hold Time	thd:Sto	10% of SDA to 10% of SCL	4			μs
STOP Condition Setup Time	tsu:sto	90% of SCL to 10% of SDA	4			μs
Data Setup Time	tsu:dat	10% of SDA to 10% of SCL	250			ns
Data Hold Time	thd:dat	10% of SCL to 10% of SDA	300			ns
SMBus Fall Time	tF				300	ns
SMBus Rise Time	t <sub>R</sub>				1000	ns
SMBus Timeout		(Note 3)	29	37	55	ms


**Note 1:**  $1^{\circ}$ C of error corresponds to an ADC error of 7.76mV when  $V_{REF} = 1V$ .


Note 2: Guaranteed by design and characterization.


Note 3: Production tested.

## \_Typical Operating Characteristics

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 











Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 









## **Pin Description**

Р	IN	NASAE	F11110=1011
MAX6616	MAX6615	NAME	FUNCTION
1, 2, 5, 20, 23, 24	_	GPIO0- GPIO5	Active-Low, Open-Drain GPIOs. Can be pulled up to 5.5V regardless of V <sub>CC</sub> .
3	1	PWM1	Fan Driver Output 1. The pullup resistor can be connected to a supply voltage as high as 12V, regardless of the supply voltage. See the <i>PWM Output</i> section for configuration.
4	2	TACH1	Fan Tachometer Input. Accepts logic-level signal from fan's tachometer output. Can be connected to a supply voltage as high as 12V, regardless of the supply voltage.
6	3	ADD0	SMBus Slave Address Selection
7	4	ADD1	SMBus Slave Address Selection
8	5, 10	GND	Ground. Must be connected together for MAX6615.
9	6	TH1	External Thermistor Input 1. Connect a thermistor in series with a fixed resistor between REF and ground.
10, 15	_	N.C.	No Connection
11	7	REF	Reference Voltage Output. Provides 1V during measurements. High impedance when not measuring.
12	8	TH2	External Thermistor Input 2. Connect a thermistor in series with a fixed resistor between REF and ground.
13	9	FAN_FAIL	Fan-Failure Output. Asserts low when either fan fails. Can be pulled up as high as $5.5V$ regardless of $V_{CC}$ . High impedance when $V_{CC} = 0V$ .
14	_	PRESET	Connect to GND or V <sub>CC</sub> to set POR state of the GPIO0.
16	11	ŌT	Overtemperature Output. Active low, open drain. Typically used for system shutdown or clock throttling. Can be pulled up as high as 5.5V regardless of $V_{CC}$ . High impedance when $V_{CC} = 0V$ .
17	12	Vcc	Power Supply. 3.3V nominal. Bypass with a 0.1µF capacitor to GND.
18	13	SDA	SMBus Serial-Data Input/Output. Pull up with a $10k\Omega$ resistor. Can be pulled up as high as 5.5V regardless of V <sub>CC</sub> . High impedance when V <sub>CC</sub> = 0V.
19	14	SCL	SMBus Serial-Clock Input. Pull up with a $10k\Omega$ resistor. Can be pulled up as high as $5.5V$ regardless of V <sub>CC</sub> . High impedance when V <sub>CC</sub> = $0V$ .
21	15	TACH2	Fan Tachometer Input. Accepts logic-level signal from fan's tachometer output. Can be connected to a supply voltage as high as 12V, regardless of the supply voltage.
22	16	PWM2	Fan Driver Output 2. The pullup resistor can be connected to a supply voltage as high as 12V, regardless of the supply voltage. See the <i>PWM Output</i> section for configuration.

WRIT	E BYTE FO	RMAT	_											
S	S ADDRESS WR ACK			СОМ	MAN	D	ACK	D	ATA	ACK		Р		
_	_ 7 BITS			8 B	ITS		_	8	BITS	_		1		
REAL	SLAVE A LENT TO OF A 3-V	CHIP-S VIRE IN	SELECT	LINE	WHI		EGIS		SELECTS OU ARE	ISTEF SET T	SET BY	ATA GOES I THE COMM, LDS, CONF SAMPLING F	AND BY	TE (TO
S	ADDRESS	WR	AC	к сомма	ND A	СК	s	А	DDRESS	RD	ACK	DATA	///	Р
_	7 BITS	_	_	- 8 BITS	3	_	_	-	7 BITS		_	8 BITS	_	<b>T</b>
SENI	ID BYTE WHICH R YOU A FROM	•	ı	ED DA	AVE ADDR  DUE TO C  TA- FLOW  IVE BYTE	HANG! DIREC	Ξ IN ΓΙΟΝ	DATA BY FROM TH SET BY TI BYTE	E REGIS	STER				
S	ADDRESS	WR	ACK	COMMAND	ACK	Р		S	ADDRES	S R	D ACI	C DATA	///	Р
_	7 BITS	- 1	_	8 BITS	_	_	1	_	7 BITS	_		8 BITS	_	_
COMMAND BYTE: SENDS COM- MAND WITH NO DATA, USUALLY USED FOR ONE-SHOT COMMAND  S = START CONDITION  SHADED = SLAVE TRANSMISSION  USED											A BYTE: REARISTER ( LAST READE TRANSMIS TO FOR SMB PONSE RET	COMMA BYTE C SSION; A US ALEF	NDED B PR WRITE LSO RT	

Figure 1. SMBus Protocols

## **Detailed Description**

The MAX6615/MAX6616 accurately monitor two temperature channels, either the internal die temperature and the temperature of an external thermistor, or the temperatures of two external thermistors. They report temperature values in digital form using a 2-wire SMBus/I²C-compatible serial interface. The MAX6615/MAX6616 operate from a supply voltage range of 3.0V to 5.5V and consume 500μA (typ) of supply current.

The temperature data controls the duty cycles of two PWM output signals that are used to adjust the speed of a cooling fan. They also feature an overtemperature alarm output to generate interrupts, throttle signals, or shutdown signals.

The MAX6616 also includes six GPIO input/outputs to provide additional flexibility. The GPIO0 power-up state is set by connecting the GPIO PRESET input to ground or VCC.

### **SMB**us Digital Interface

From a software perspective, the MAX6615/MAX6616 appear as a set of byte-wide registers. Their devices use a standard SMBus 2-wire/I<sup>2</sup>C-compatible serial interface to access the internal registers. The MAX6615/MAX6616

have nine different slave addresses available; therefore, a maximum of nine MAX6615/MAX6616 devices can share the same bus.

The MAX6615/MAX6616 employ four standard SMBus protocols: write byte, read byte, send byte, and receive byte (Figures 1, 2, and 3). The shorter receive byte protocol allows quicker transfers, provided that the correct data register was previously selected by a read byte instruction. Use caution with the shorter protocols in multimaster systems, since a second master could overwrite the command byte without informing the first master.

Temperature data can be read from registers 00h and 01h. The temperature data format for these registers is 8 bits, with the LSB representing 1°C (Table 1) and the MSB representing 128°C. The MSB is transmitted first. All values below 0°C clip to 00h.

Table 3 details the register address and function, whether they can be read or written to, and the power-on reset




Figure 2. SMBus Write Timing Diagram




Figure 3. SMBus Read Timing Diagram

(POR) state. See Tables 3–7 for all other register functions and the *Register Descriptions* section.

#### **Temperature Measurements**

The averaging ADC integrates over a 120ms period (each channel, typically), with excellent noise rejection. For internal temperature measurements, the ADC and associated circuitry measure the forward voltage of the internal sensing diode at low- and high-current levels and compute the temperature based on this voltage. For thermistor measurements, the reference voltage and the thermistor voltage are measured and offset is applied to yield a value that correlates well to thermistor temperature within a wide temperature range. Both channels are automatically converted once the conversion process has started. If one of the two channels is not used, the circuit still performs both measurements, and the data from the unused channel may be ignored. If either of the measured temperature values is below

0°, the value in the corresponding temperature register is clipped to zero when a negative offset is programmed into the thermistor offset register (17h).

Local (internal) temperature data is expressed directly in degrees Celsius. Two registers contain the temperature data for the local channel. The high-byte register has an MSB of 128°C and an LSB of 1°C. The low-byte register contains 3 bits, with an MSB of 0.5°C and an LSB of 0.125°C. The data format is shown in Table 1.

Thermistors allow measurements of external temperatures. Connect a thermistor in series with a resistor, REXT. The thermistor should be connected between the TH\_ input and ground, and REXT should be connected between the reference output, REF, and the TH\_ input, as shown in the *Typical Application Circuit*.

The voltage across REXT is measured by the ADC, resulting in a value that is directly related to tempera-

Table 1. Temperature Data Format (High Byte and Low Byte)

TEMPEDATURE (°C)	HIGH	ВҮТЕ	LOWI	ВҮТЕ
TEMPERATURE (°C)	BINARY VALUE	HEX VALUE	BINARY VALUE	HEX VALUE
140.0	1000 1100	8Ch	0000 0000	00h
127.0	0111 1111	7Fh	0000 0000	00h
25.375	0001 1001	19h	0110 0000	60h
25.0	0001 1001	19h	0000 0000	00h
0.5	0000 0000	00h	1000 0000	80h
0.0	0000 0000	00h	0000 0000	00h
<0	0000 0000	00h	0000 0000	00h

ture. The thermistor data in the temperature register(s) gives the voltage across  $R_{\text{EXT}}$  as a fraction of the reference voltage. The LSB of the high byte has a nominal weight of 7.68mV.

### **OT** Output

The  $\overline{\text{OT}}$  output asserts when a thermal fault occurs, and can therefore be used as a warning flag to initiate system shutdown, or to throttle clock frequency. When temperature exceeds the  $\overline{\text{OT}}$  temperature threshold and  $\overline{\text{OT}}$  is not masked, the  $\overline{\text{OT}}$  status register indicates a fault and  $\overline{\text{OT}}$  output becomes asserted. If  $\overline{\text{OT}}$  for the respective channel is masked off, the  $\overline{\text{OT}}$  status register continues to be set, but the  $\overline{\text{OT}}$  output does not become asserted.

The fault flag and the output can be cleared by reading the  $\overline{\text{OT}}$  status register. The  $\overline{\text{OT}}$  output can also be cleared by masking the affected channel. If the  $\overline{\text{OT}}$  status bit is cleared,  $\overline{\text{OT}}$  reasserts on the next conversion if the temperature still exceeds the  $\overline{\text{OT}}$  temperature threshold.

### **PWM Output**

The PWM\_ signals are normally used in one of three ways to control the fan's speed:

- PWM\_ drives the gate of a MOSFET or the base of a bipolar transistor in series with the fan's power supply. The *Typical Application Circuit* shows the PWM\_ driving an n-channel MOSFET. In this case, the PWM invert bit (D4 in register 02h) is set to 1. Figure 4 shows PWM\_ driving a p-channel MOSFET and the PWM invert bit must be set to zero.
- 2) PWM\_ is converted (using an external circuit) into a DC voltage that is proportional to duty cycle. This duty-cycle-controlled voltage becomes the power supply for the fan. This approach is less efficient than (1), but can result in quieter fan operation. Figure 5 shows an example of a circuit that converts the PWM signal to a DC voltage. Because this circuit

- produces a full-scale output voltage when PWM = 0V, bit D4 in register 02h should be set to zero.
- 3) PWM\_ directly drives the logic-level PWM speed-control input on a fan that has this type of input. This approach requires fewer external components and combines the efficiency of (1) with the low noise of (2). An example of PWM\_ driving a fan with a speed-control input is shown in Figure 6. Bit D4 in register 02h should be set to 1 when this configuration is used.

Whenever the fan has to start turning from a motionless state, PWM\_ is forced high for 2s. After this spin-up period, the PWM\_ duty cycle settles to the predetermined value. Whenever spin-up is disabled (bit 2 in the configuration byte = 1) and the fan is off, the duty cycle changes immediately from zero to the nominal value, ignoring the duty-cycle rate-of-change setting.

The frequency-select register controls the frequency of the PWM signal. When the PWM signal modulates the power supply of the fan, a low PWM frequency (usually 33Hz) should be used to ensure the circuitry of the




Figure 4. Driving a p-Channel MOSFET for Top-Side PWM Fan Drive




Figure 5. Driving a Fan with a PWM-to-DC Circuit




Figure 6. Controlling a PWM Input Fan with the MAX6615/ MAX6616s' PWM Output (Typically, the 35kHz PWM Frequency Is Used)

brushless DC motor has enough time to operate. When driving a fan with a PWM-to-DC circuit as shown in Figure 5, the highest available frequency (35kHz) should be used to minimize the size of the filter capacitors. When using a fan with a PWM control input, the frequency normally should be high as well, although some fans have PWM inputs that accept low-frequency drive.

The duty cycle of the PWM can be controlled in two ways:

- Manual PWM control: setting the duty cycle of the fan directly through the fan target duty-cycle registers (0Bh and 0Ch).
- 2) Automatic PWM control: setting the duty cycle based on temperature.

#### Manual PWM Duty-Cycle Control

Clearing the bits that select the temperature channels for fan control (D5 and D4 for PWM1 and D3 and D2 for PWM2) in the fan-configuration register (11h) enables manual fan control. In this mode, the duty cycle written to the fan target duty-cycle register directly controls the

corresponding fan. The value is clipped to a maximum of 240. Any value entered above that is changed to 240 automatically. In this control mode, the value in the maximum duty-cycle register is ignored and does not affect the duty cycle used to control the fan.

#### Automatic PWM Duty-Cycle Control

In the automatic control mode, the duty cycle is controlled by the local or remote temperature according to the settings in the control registers. Below the fan-start temperature, the duty cycle is either 0% or is equal to the fan-start duty cycle, depending on the value of bit D3 in the configuration byte register. Above the fan-start temperature, the duty cycle increases by one duty-cycle step each time the temperature increases by one temperature step. The target duty cycle is calculated based on the following formula; for temperature > FanStartTemperature:

$$DC = FSDC + (T - FST) \times \frac{DCSS}{TS}$$

where:

DC = DutyCycle

FSDC = FanStartDutyCycle

T = Temperature

FST = FanStartTemperature

DCSS = DutyCycleStepSize

TS = TempStep

Duty cycle is recalculated after each temperature conversion if temperature is increasing. If the temperature begins to decrease, the duty cycle is not recalculated until the temperature drops by 5°C from the last peak temperature. The duty cycle remains the same until the temperature drops 5°C from the last peak temperature or the temperature rises above the last peak temperature. For example, if the temperature goes up to +85°C and starts decreasing, duty cycle is not recalculated until the temperature reaches +80°C or the temperature rises above +85°C. If the temperature decreases further, the duty cycle is not updated until it reaches +75°C.

For temperature < FanStartTemperature and D2 of configuration register = 0:

$$DutyCycle = 0$$

For temperature < FanStartTemperature and D2 of configuration register = 1:

Once the temperature crosses the fan-start temperature threshold, the temperature has to drop below the fanstart temperature threshold minus the hysteresis before




Figure 7. Automatic PWM Duty Control

the duty cycle returns to either 0% or the fan-start duty cycle. The value of the hysteresis is set by D7 of the fan-configuration register.

The duty cycle is limited to the value in the fan maximum duty-cycle register. If the duty-cycle value is larger than the maximum fan duty cycle, it is set to the maximum fan-duty cycle as in the fan maximum duty-cycle register. The temperature step is bit D6 of the fan-configuration register (0Dh).

Notice if temperature crosses FanStartTemperature going up with an initial DutyCycle of zero, a spin-up of 2s applies before the duty-cycle calculation controls the value of the fan's duty cycle.

FanStartTemperature for a particular channel follows the channel, not the fan. If DutyCycle is an odd number, it is automatically rounded down to the closest even number.

#### Duty-Cycle Rate-of-Change Control

To reduce the audibility of changes in fan speed, the rate of change of the duty cycle is limited by the values set in the duty-cycle rate-of-change register. Whenever the target duty cycle is different from the instantaneous duty cycle, the duty cycle increases or decreases at the rate determined by the duty-cycle rate-of-change byte until it reaches the target duty cycle. By setting the rate of change to the appropriate value, the thermal requirements of the system can be balanced against good acoustic performance. Slower rates of change are less noticeable to the user, while faster rates of change can help minimize temperature variations. Remember that the fan controller is part of a complex control system. Because several of the parameters are generally not known, some experimentation may be necessary to arrive at the best settings.

#### Fan-Fail

When the fan tachometer count is larger than the fan tachometer limit, the fan is considered failing. The MAX6615/MAX6616 PWM\_ drives the fan with 100% duty cycle for about 2s immediately after detecting a fan-fail. At the end of that period, another measurement is initiated. If the fan fails both measurements, the FAN\_FAIL bit, as well as the FAN\_FAIL output, assert if the pin is not masked. If the fan fails only the first measurement, the fan goes back to normal settings.

If one fan fails, it can be useful to drive the other fan with 100% duty cycle. This can be enabled with bit D0 of the fan-status register (1Ch).

#### Slave Addresses

The MAX6615/MAX6616 appear to the SMBus as one device having a common address for both ADC channels. The devices' address can be set to one of nine different values by pinstrapping ADD0 and ADD1 so that more than one MAX6615/MAX6616 can reside on the same bus without address conflicts (see Table 2).

The address input states are checked regularly, and the address data stays latched to reduce quiescent supply current due to the bias current needed for highimpedance state detection.

#### **Power-On Defaults**

At power-on, or when the POR bit in the configuration byte register is set, the MAX6615/MAX6616 have the default settings indicated in Table 3. Some of these settings are summarized below:

- Temperature conversions are active.
- Channel 1 and channel 2 are set to report the remote temperature channel measurements.
- Channel 1  $\overline{OT}$  limit = +110°C.
- Channel 2 OT limit = +80°C.
- Manual fan mode.
- Fan-start duty cycle = 0.
- PWM invert bit = 1.

10 \_\_\_\_\_\_\_ /I/IXI/M

Table 2. Slave Address Decoding (ADD0 and ADD1)

ADDO	ADD1	ADDRESS			
GND	GND	0011 000			
GND	High-Impedance	0011 001			
GND	V <sub>C</sub> C	0011 010			
High-Impedance	GND	0101 001			
High-Impedance	High-Impedance	0101 010			
High-Impedance	V <sub>C</sub> C	0101 011			
Vcc	GND	1001 100			
Vcc	High-Impedance	1001 101			
Vcc	V <sub>C</sub> C	1001 110			

**Note:** High-Impedance means that the pin is left unconnected and floating.

### GPIO Inputs/Outputs and Preset (MAX6616)

The MAX6616 has six GPIO ports. GPIO0 has a POR control pin (PRESET). When PRESET is connected to GND at POR, GPIO0 is configured as an output and is low. When PRESET is connected to VCC at POR, GPIO0 is configured as an input. Since GPIO0 is a highimpedance node in this state, it can be connected to a pullup resistor and also serve as an output (high). The rest of the GPIO ports, GPIO5-GPIO1, are configured as high-impedance outputs after power-on, so they will be in the high state if connected to pullup resistors. All GPIOs are at their preset values within 1ms of powerup. During power-up, GPIO1 and GPIO2 are low while the remaining GPIOs go into high-impedance state. Figure 8 shows the states of the GPIO lines during power-up. After power has been applied to the MAX6616, the GPIO functions can be changed through the SMBus interface.




Figure 8. Power-On GPIO States

### **Register Descriptions**

The MAX6615/MAX6616 contain 32/34 internal registers. These registers store temperature data, allow control of the PWM outputs, determine if the devices are measuring from the internal die or the thermistor inputs, and set the GPIO as inputs or outputs.

### Temperature Registers (00h and 01h)

The temperature registers contain the results of temperature measurements. The value of the MSB is 128°C and the value of the LSB is 1°C. Temperature data for thermistor channel 1 is in the temperature channel 1 register (00h). Temperature data for thermistor channel 2 (01h) or the local sensor (selectable by bit D2 in the configuration byte) is in the temperature channel 2 register.

### Configuration Byte (02h)

The configuration byte register controls timeout conditions and various PWM signals. The POR state of the configuration byte register is 18h. See Table 4 for configuration byte definitions.

### Channel 1 and Channel 2 OT Limits (03h and 04h)

Set channel 1 (03h) and channel 2 (04h) temperature thresholds with these two registers. Once the temperature is above the threshold, the  $\overline{OT}$  output is asserted low (for the temperature channels that are not masked). The POR state of the channel 1  $\overline{OT}$  limit register is 6Eh, and the POR state of the channel 2  $\overline{OT}$  limit register is 50h.

## OT Status (05h)

A 1 in D7 or D6 indicates that an  $\overline{OT}$  fault has occurred in the corresponding temperature channel. Only reading its contents clears this register. Reading the contents of the register also clears the  $\overline{OT}$  output. If the fault is still present on the next temperature measurement cycle, the bits and the  $\overline{OT}$  output are set again. The POR state of the  $\overline{OT}$  status register is 00h.

### OT Mask (06h)

Set bit D7 to 1 in the  $\overline{OT}$  mask register to prevent the  $\overline{OT}$  output from asserting on faults in channel 1. Set bit D6 to 1 to prevent the  $\overline{OT}$  output from asserting on faults in channel 2. The POR state of the  $\overline{OT}$  mask register is 00h.

#### PWM Start Duty Cycle (07h and 08h)

The PWM start duty-cycle register determines the PWM duty cycle where the fan starts spinning. Bit D2 in the configuration byte register (MIN DUTY CYCLE) determines the starting duty cycle. If the MIN DUTY CYCLE bit is 1, the duty cycle is the value written to the fanstart duty-cycle register at all temperatures below the fan-start temperature. If the MIN DUTY CYCLE bit is

**Table 3. Register Map** 

R/W	ADD	POR STATE	FUNCTION	D7	D6	D5	D4	D3	D2	D1	D0
R	00h	0000	Temperature channel 1	MSB (128°C)	_	_	_	_	_	_	LSB (1°C)
R	01h	0000 0000	Temperature channel 2	MSB (128°C)	_	_	_	_	_	_	LSB (1°C)
R/W	02h	0001 1000	Configuration byte	Standby: 0 = run; 1 = standby	POR: 1 = reset	Timeout: 0 = enabled; 1 = disabled	Fan 1 PWM invert	Fan 2 PWM invert	Min duty cycle: 0 = 0%; 1 = fan-start duty cycle	Temp Ch2 sources: 1 = local; 0 = remote2	Spin-up disable: 0 = enable; 1 = disable
R/W	03h	0110 1110	Temperature channel 1  OT limit	MSB	_	_	_		_	_	LSB (1°C)
R/W	04h	0101 0000	Temperature channel 2  OT limit	MSB	_		_	_	_	_	LSB (1°C)
R	05h	00xx xxxx	OT status	Channel 1: 1 = fault	Channel 2: 1 = fault	_	_	_	_	_	_
R/W	06h	00xx xxxx	OT mask	Channel 1: 1 = masked	Channel 2: 1 = masked	_	_	_	_	_	_
R/W	07h	0110 000x 96 = 40%	PWM1 start duty cycle	MSB (128/240)	_	_	_	_	_	LSB (2/240)	_
R/W	08h	0110 000x 96 = 40%	PWM2 start duty cycle	MSB (128/240)	_	_	_	_	_	LSB (2/240)	_
R/W	09h	1111 000x 240 = 100%	PWM1 max duty cycle	MSB (128/240)	_	_	_	_	_	LSB (2/240)	_
R/W	0Ah	1111 000x 240 = 100%	PWM2 max duty cycle	MSB (128/240)	_	_	_	_	_	LSB (2/240)	_
R/W	0Bh	0000 000x	PWM1 target duty cycle	MSB (128/240)	_	_	_	_	_	LSB (2/240)	_
R/W	0Ch	0000 000x	PWM2 target duty cycle	MSB (128/240)	_	_	_	_	_	LSB (2/240)	_

12 \_\_\_\_\_\_ **//I/XI///** 

**Table 3. Register Map (continued)** 

		POR									
R/W	ADD	STATE	FUNCTION	D7	D6	D5	D4	D3	D2	D1	D0
R	0Dh	0000 000x	PWM1 instantan- eous duty cycle	MSB (128/240)	l	l	_	_	l	LSB (2/240)	1
R	0Eh	0000 000x	PWM2 instantan- eous duty cycle	MSB (128/240)			_	_		LSB (2/240)	
R/W	0Fh	0000 0000	Channel 1 fan-start temperature	MSB			_	_		_	LSB
R/W	10h	0000 0000	Channel 2 fan-start temperature	MSB		l	_	_			LSB
R/W	11h	0000 000x	Fan configuration	Hysteresis: 0 = 5°C, 1 = 10°C	Temp step: 0 = 1°C,	Fan 1: control 1 = Ch 1	Fan 1: control 1 = Ch 2	Fan 2: control 1 = Ch 1	Fan 2: control 1 = Ch 2	_	_
R/W	12h	1011 01xx	Duty-cycle rate of change	Fan 1 MSB	_	Fan 1 LSB	Fan 2 MSB	_	Fan 2 LSB	_	_
R/W	13h	0101 0101	Duty-cycle step size	Fan 1 MSB			Fan 1 LSB	Fan 2 MSB		_	Fan 2 LSB
R/W	14h	010x xxxx	PWM frequency select	Select A	Select B	Select C	_	_	_	_	_
R/W	15h	xx00 000*	GPIO function	_		GPIO5: 0 = output; 1 = input	GPIO4: 0 = output; 1 = input	GPIO3: 0 = output; 1 = input	GPIO2: 0 = output; 1 = input	GPIO1: 0 = output; 1 = input	GPIO0: 0 = output; 1 = input
R/W	16h	xx11 111* (Note 1)	GPIO value	_	_	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPI00
R/W	17h	0000 0000	Thermistor offset register	Th1 MSB (sign)	_	_	Th1 LSB (2°C)	Th2 MSB (sign)	_	_	Th2 LSB (2°C)
R	18h	1111 1111	Tach1 value register	_	_	_	_	_	_	_	_
R	19h	1111 1111	Tach2 value register	_	_	_	_	_	_	_	_
R/W	1Ah	1111 1111	Tach1 limit register	_	_	_	_	_	_	_	_
R/W	1Bh	1111 1111	Tach2 limit register	_	_	_	_	_		_	_

**Table 3. Register Map (continued)** 

R/W	ADD	POR STATE	FUNCTION	D7	D6	D5	D4	D3	D2	D1	D0
R/W	1Ch	0000	Fan status byte	1 = fan 1 failure	1 = fan 2 failure	1 = disabled fan 1 tach	1 = disabled fan 2 tach	1 = measure fan 1 when it is full speed	1 = measure fan 2 when it is full speed	1 = mask FAN_FAIL pin	1 = fan 1 fail sets fan 2 100%
R	1Eh	0000 0000	Channel 1 temp LSBs	MSB (1/2°C)	_	LSB (1/8°C)	_	_	_	_	_
R	1Fh	0000	Channel 2 temp LSBs	MSB (1/2°C)	_	LSB (1/8°C)	_	_	_	_	_
R	FDh	0000 0001	Read device revision	0	0	0	0	0	0	0	1
R	FEh	0110 1000	Read device ID	0	1	1	0	1	0	0	0
R	FFh	0100 1101	Read manufacturer ID	0	1	0	0	1	1	0	1

<sup>\*</sup>GPIO0 POR values are set by PRESET.

## **Table 4. Configuration Byte Definition (02h)**

ВІТ	NAME	POR STATE	FUNCTION
7	RUN/STANDBY	0	Set to zero for normal operation. Set to 1 to suspend conversions and PWM outputs.
6	POR	0	Set to 1 to perform reset of all device registers.
5	TIMEOUT	0	Set TIMEOUT to zero to enable SMBus timeout for prevention of bus lockup. Set to 1 to disable this function.
4	FAN1 PWM INVERT	1	Set fan PWM invert to zero to force PWM1 low when the duty cycle is 100%. Set to 1 to force PWM1 high when the duty cycle is 100%.
3	FAN2 PWM INVERT	1	Set fan PWM invert to zero to force PWM2 low when the duty cycle is 100%. Set to 1 to force PWM2 high when the duty cycle is 100%.
2	MIN DUTY CYCLE	0	Set min duty cycle to zero for a 0% duty cycle when the measured temperature is below the fan-temperature threshold in automatic mode. When the temperature equals the fan-temperature threshold, the duty cycle is the value in the fan-start duty-cycle register, and it increases with increasing temperature.  Set min duty cycle to 1 to force the PWM duty cycle to the value in the fan-start duty-cycle register when the measured temperature is below the fan-temperature threshold. As the temperature increases above the temperature threshold, the duty cycle increases as programmed.
1	TEMPERATURE SOURCE SELECT	0	Selects either local or remote 2 as the source for temperature channel 2 register data.  When D1 = 0, the MAX6615/MAX6616 measure remote 2 and when D1 = 1, the  MAX6615/MAX6616 measure the internal die temperature.
0	SPIN-UP DISABLE	0	Set spin-up disable to 1 to disable spin-up. Set to zero for normal fan spin-up.

14 \_\_\_\_\_\_\_\_\_/VI/XI/M

zero, the duty cycle is zero below the fan-start temperature and has this value when the fan-start temperature is reached. A value of 240 represents 100% duty cycle. Writing any value greater than 240 causes the fan speed to be set to 100%. The POR state of the fan-start duty-cycle register is 60h, 40%.

### PWMOUT Max Duty Cycle (09h and 0Ah)

The PWM maximum duty-cycle register sets the maximum allowable PWM duty cycle between 2/240 (0.83% duty cycle) and 240/240 (100% duty cycle). Any values greater than 240 are recognized as 100% maximum duty cycle. The POR state of the PWM maximum duty-cycle register is F0h, 100%. In manual-control mode, this register is ignored.

### PWM Target Duty Cycle (0Bh and 0Ch)

In automatic fan-control mode, this register contains the present value of the target PWM duty cycle, as determined by the measured temperature and the duty-cycle step size. The actual duty cycle requires time before it equals the target duty cycle if the duty-cycle rate-of-change register is set to a value other than zero. In manual fan-control mode, write the desired value of the PWM duty cycle directly into this register. The POR state of the fan-target duty-cycle register is 00h.

### PWM1 Instantaneous Duty Cycle, PWM2 Instantaneous Duty Cycle (0Dh, 0Eh)

These registers always contain the duty cycle of the PWM signals presented at the PWM output.

The POR state of the PWM instantaneous duty-cycle register is 00h.

## Channel 1 and Channel 2 Fan-Start Temperature (0Fh and 10h)

These registers contain the temperatures at which fan control begins (in automatic mode). See the *Automatic PWM Duty-Cycle Control* section for details on setting the fan-start thresholds. The POR state of the channel 1 and channel 2 fan-start temperature registers is 00h.

#### Fan Configuration (11h)

The fan-configuration register controls the hysteresis level, temperature step size, and whether the remote or local diode controls the PWM2 signal (see Table 3). Set bit D7 of the fan-configuration register to zero to set the hysteresis value to 5°C. Set bit D7 to 1 to set the hysteresis value to 10°C. Set bit D6 to zero to set the fan-control temperature step size to 1°C. Set bit D6 to 1 to set the fan-control temperature step size to +2°C. Bits D5 to D2 select which PWM\_ channel 1 or channel 2 controls (see Table 3). If both are selected for a given PWM\_, the highest PWM value is used. If neither is selected, the fan is controlled by the value written to the

fan-target duty-cycle register. Also in this mode, the value written to the target duty-cycle register is not limited by the value in the maximum duty-cycle register. It is, however, clipped to 240 if a value above 240 is written. The POR state of the fan-configuration register is 00h.

### Duty-Cycle Rate of Change (12h)

Bits D7, D6, and D5 (channel 1) and D4, D3, and D2 (channel 2) of the duty-cycle rate-of-change register set the time between increments of the duty cycle. Each increment is 2/240 of the duty cycle (see Table 5). This allows the time from 33% to 100% duty cycle to be adjusted from 5s to 320s. The rate-of-change control is always active in manual mode. To make instant changes, set bits D7, D6, and D5 (channel 1) or D4, D3, and D2 (channel 2) = 000. The POR state of the duty-cycle rate-of-change register is B4h (1s between increments).

## Table 5. Setting the Time Between Duty-Cycle Increments

D7:D5, D4:D2	TIME BETWEEN INCREMENTS (s)	TIME FROM 33% TO 100% (s)	
000	0	0	
001	0.0625	5	
010	0.125	10	
011	0.25	20	
100	0.5	40	
101	1	80	
110	2	160	
111	4	320	

## **Table 6. Setting the Duty-Cycle Step Size**

D7:D4, D3:D0	CHANGE IN DUTY CYCLE PER TEMPERATURE STEP	TEMPERATURE RANGE FOR FAN CONTROL (1°C STEP, 33% TO 100%)	
0000	0	0	
0001	2/240	80	
0010	4/240	40	
0011	6/240	27	
0100	8/240	20	
0101	10/240	16	
	•••	•••	
1000	16/240	10	
	•••	•••	
1111	31/240	5	

## **Table 7. PWM Frequency Select**

PWM FREQUENCY (Hz)	SELECT A	SELECT B	SELECT C
20	0	0	0
33	0	1	0
50	1	0	0
100	1	1	0
35k	Χ	Χ	1

**Note:** At 35kHz, duty-cycle resolution is decreased from a resolution of 2/240 to 4/240.

### Duty-Cycle Step Size (13h)

Bits D7–D4 (channel 1) and bits D3–D0 (channel 2) of the duty-cycle step-size register change the size of the duty-cycle change for each temperature step. The POR state of the duty-cycle step-size register is 55h (see Table 6).

### PWM Frequency Select (14h)

Set bits D7, D6, and D5 (select A, B, and C) in the PWM frequency-select register to control the PWM frequency (see Table 7). The POR state of the PWM frequency-select register is 40h, 33Hz. The lower frequencies are usually used when driving the fan's power-supply pin as in the *Typical Application Circuit*, with 33Hz being the most common choice. The 35kHz frequency setting is used for controlling fans that have logic-level PWM input pins for speed control. The minimum duty-cycle resolution is decreased from 2/240 to 4/240 at the 35kHz frequency setting. For example, a result that would return a value of 6/240 is truncated to 4/240.

### **GPIO Function Register (15h) (MAX6616)**

The GPIO function register (15h) sets the GPIO states. Write a zero to set a GPIO as an output. Write a 1 to set a GPIO as an input.

#### **GPIO Value Register (16h) (MAX6616)**

The GPIO value register (16h) contains the state of each GPIO input when a GPIO is configured as an input. When configured as an output, write a 1 or zero to set the value of the GPIO output.

#### Thermistor Offset Register (17h)

The thermistor offset register contains the offset for both of the thermistors in two's complement. Bits D7, D6, D5, and D4 set the offset for temperature channel 1. Bits D3, D2, D1, and D0 set the offset for temperature channel 2. The values in this register allow the thermistor temperature readings to be shifted to help compensate for different thermistor characteristics or different values of REXT and apply to thermistor measurements only.

The MSB is the sign bit and the LSB is 2°C. The POR state for this register is 00h.

### **Tachometer Value Registers (18h and 19h)**

The tachometer value registers contain the tachometer count values for each fan. The MAX6615/MAX6616 measure the tachometer signal every 67s. It counts the number of clock cycles between two tachometer pulses and stores the value in the corresponding channel register. The POR state of this register is FFh.

### **Tachometer Limit Registers (1Ah and 1Bh)**

The tachometer limit registers contain the tachometer limits for each fan. If the value in the tach1 value register (18h) ever exceeds the value stored in 1Ah, a channel 1 fan failure is detected. If the value in the Tach2 value register (19h) ever exceeds the value stored in 1Bh, a channel 2 fan failure is detected. The POR state of these registers is FFh.

### Fan Configuration/Status Register (1Ch)

The fan configuration/status register contains the status and tachometer control bits for both fans. Bits D7 and D6 indicate whether a fan has failed the maximum tachometer limits in registers 1Ah and 1Bh. Setting bits D5 and D4 disables the tachometer for each fan. The speed is not measured when these bits are set. Setting bits D3 and D2 measure the fan speed only during spin-up or when it reaches 100% duty cycle. Bit D1 is the FAN\_FAIL output mask. Bit D0 is the FAN\_FAIL cross drive enable. Setting this bit enables fan 2 to go to full speed when fan 1 fails or vice versa.

## Extended Temperature Registers (1Eh and 1Fh)

The extended temperature registers contain the low-byte results of temperature measurements. The value of the MSB is 0.5°C and the value of D5 is 0.125°C. The POR states of these registers are 00h.

16 \_\_\_\_\_\_\_\_\_\_\_**/N/XI/M** 




Figure 9. Data Error vs. Temperature Using a Betatherm 10K3A1 Thermistor




Figure 10. Measured Temperature vs. Actual Temperature

## Applications Information

### **Thermistor Considerations**

NTC thermistors are resistive temperature sensors whose resistance decreases with increasing temperature. They are available in a wide variety of packages that are useful in difficult applications such as measurement of air or liquid temperature. Some can operate over temperature ranges beyond that of most ICs. The relationship between temperature and resistance in an NTC thermistor is very nonlinear and can be described by the following approximation:

$$\frac{1}{T} = A + B \ln(R) + C[\ln(R)]^3$$

where T is absolute temperature in Kelvin, R is the thermistor's resistance, and A, B, and C are coefficients that vary with manufacturer and material characteristics.

The highly nonlinear relationship between temperature and resistance in an NTC thermistor makes it somewhat more difficult to use than a digital-output temperature-sensor IC. However, by connecting the thermistor in series with a properly chosen resistor and using the MAX6615/MAX6616 to measure the voltage across the resistor, a reasonably linear transfer function can be obtained over a limited temperature range. Accuracy increases over smaller temperature ranges.

Figures 9 and 10 show a good relationship between temperature and data. This data was taken using a popular thermistor model, the Betatherm 10K3A1, with REXT =  $1.6k\Omega$ . Using these values produces data with

good conformance to real temperature over a range of about  $+30^{\circ}$ C to  $+100^{\circ}$ C. Different combinations of thermistors and R<sub>EXT</sub> result in different curves.

#### **ADC Noise Filtering**


The integrating ADC has inherently good noise rejection, especially at low-frequency signals such as 60Hz/120Hz power-supply hum. Lay out the PCB carefully with proper external noise filtering for high-accuracy thermistor measurements in electrically noisy environments.

Filter high-frequency electromagnetic interference (EMI) at TH\_ and REF with an external 100pF capacitor connected between the two inputs. This capacitor can be increased to about 2000pF (max), including cable capacitance. A capacitance higher than 2000pF introduces errors due to the rise time of the switched current source.


**Chip Information** 

PROCESS: BiCMOS


## Pin Configurations



## **Typical Application Circuits**



## Typical Application Circuits (continued)



## **Package Information**

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
16 QSOP	E16-1	<u>21-0055</u>
24 QSOP	E24-1	21-0055

M/IXI/M \_\_\_\_\_

**Revision History** 

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	_	Initial release	_
1	7/05	_	_
2	10/08	Specified POR values for registers that were inconsistent with Table 3.	10, 15, 16

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

20 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600