
ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Supply Voltage0.3V to 6V	0p
RUN, V _{FB} Voltages – 0.3V to V _{IN}	(N
SW Voltage (DC) $-0.3V$ to $(V_{IN} + 0.3V)$	St

Operating Junction Temperature Range		
(Notes 2, 3, 6)	-40°C to	125°C
Storage Temperature Range	-65°C to	150°C
Lead Temperature (Soldering, 10 sec)		300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3564ES5#PBF	LTC3564ES5#TRPBF	LTCYJ	5-Lead Plastic TSOT-23	-40°C to 125°C
LTC3564IS5#PBF	LTC3564IS5#TRPBF	LTCYJ	5-Lead Plastic TSOT-23	-40°C to 125°C
LTC3564EDCB#PBF	LTC3564EDCB#TRPBF	LDTQ	6-Lead (2mm × 3mm) Plastic DFN	-40°C to 125°C
LTC3564IDCB#PBF	LTC3564IDCB#TRPBF	LDTQ	6-Lead (2mm × 3mm) Plastic DFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating junction temperature range, otherwise specifications are $T_A = 25^{\circ}C$. $V_{IN} = 3.6V$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I _{VFB}	Feedback Current		•			±30	nA
V_{FB}	Regulated Feedback Voltage	(Note 4)	•	0.5880	0.6	0.6120	V
ΔV_{FB}	Reference Voltage Line Regulation	V _{IN} = 2.5V to 5.5V (Note 4)			0.04	0.4	%/V
I _{PK}	Peak Inductor Current	V _{IN} = 3V, V _{FB} = 0.5V, Duty Cycle < 35%		1.5	2.0	2.5	А
$V_{LOADREG}$	Output Voltage Load Regulation				0.5		%
V_{IN}	Input Voltage Range		•	2.5		5.5	V

LINEAR

ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating junction temperature range, otherwise specifications are $T_A = 25^{\circ}C$. $V_{IN} = 3.6V$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Is	Input DC Bias Current Active Mode Sleep Mode Shutdown	(Note 5) $V_{FB} = 0.5V$ or $V_{OUT} = 90\%$, $I_{LOAD} = 0A$ $V_{FB} = 0.62V$ or $V_{OUT} = 103\%$, $I_{LOAD} = 0A$ $V_{RUN} = 0V$, $V_{IN} = 4.2V$			300 20 0.1	400 35 1	μΑ μΑ μΑ
f _{OSC}	Oscillator Frequency	V _{FB} = 0.6V or V _{OUT} = 100%	•	1.8	2.25	2.7	MHz
R _{PFET}	R _{DS(ON)} of P-Channel FET	S5 Package DCB Package			0.15 0.15	0.2	Ω
R _{NFET}	R _{DS(ON)} of N-Channel FET	S5 Package DCB Package			0.15 0.15	0.2	Ω Ω
I _{LSW}	SW Leakage	V _{RUN} = 0V, V _{SW} = 0V or 5V, V _{IN} = 5V			±0.01	±1	μА
V_{RUN}	RUN Threshold		•	0.3	1	1.5	V
I _{RUN}	RUN Leakage Current		•		±0.01	±1	μА
t _{SOFTSTART}	Soft-Start Time	V _{FB} from 10% to 90% Full Scale		0.6	0.9	1.2	ms

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3564E is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3564I is guaranteed over the full -40°C to 125°C operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.

Note 3: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula:


LTC3564ES5: $T_J = T_A + (P_D)(215^{\circ}C/W)$ LTC3564EDCB: $T_J = T_A + (P_D)(64^{\circ}C/W)$


Note 4: The LTC3564 is tested in a proprietary test mode.


Note 5: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.


Note 6: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.


TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{IN} = 3.6V$, unless otherwise specified.



























TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{IN} = 3.6V$, unless otherwise specified.









Switch Leakage vs Temperature



Switch Leakage vs Input Voltage



TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{IN} = 3.6V$, unless otherwise specified.



PIN FUNCTIONS (S5/DCB)

V_{FB} (**Pin 1/Pin 4**): Feedback Pin. Receives the feedback voltage from an external resistive divider across the output.

GND (Pin 2/NA): Ground Pin.

 V_{IN} (Pin 3/Pin 3): Main Supply Pin. Must be closely decoupled to GND, Pin 2, with a $10\mu F$ or greater ceramic capacitor.


SW (**Pin 4/Pin 1**): Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.

RUN (Pin 5/Pin 6): Run Control Input. Forcing this pin above 1.5V enables the part. Forcing this pin below 0.3V shuts down the device. In shutdown, all functions are disabled drawing $<1\mu$ A supply current. Do not leave RUN floating.

PGND (NA/Pin 2): Main Power Ground Pin. Connect to the (–) terminal of C_{OUT} , and (–) terminal of C_{IN} .

SGND (NA/Pins 5, 7): The Signal Ground Pin. All small signal components and compensation components should be connected to this ground (see Board Layout Considerations.)

FUNCTIONAL DIAGRAM





OPERATION (Refer to Functional Diagram)

Main Control Loop

The LTC3564 uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, I_{COMP}, resets the RS latch. The peak inductor current at which I_{COMP} resets the RS latch, is controlled by the output of error amplifier EA. When the load current increases, it causes a slight decrease in the feedback voltage, FB, relative to the 0.6V reference, which in turn, causes the EA amplifier's output voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse. as indicated by the current reversal comparator I_{BCMP}, or the beginning of the next clock cycle.

Burst Mode Operation

The LTC3564 is capable of Burst Mode operation in which the internal power MOSFETs operate intermittently based on load demand.

In Burst Mode operation, the peak current of the inductor is set to approximately 180mA regardless of the output load. Each burst event can last from a few cycles at light loads to almost continuously cycling with short sleep intervals at moderate loads. In between these burst events, the power MOSFETs and any unneeded circuitry are turned off, reducing the quiescent current to $20\mu A$. In this sleep state, the load current is being supplied solely from the output capacitor. As the output voltage droops, the EA amplifier's output rises above the sleep threshold signaling the BURST comparator to trip and turn the top MOSFET on. This process repeats at a rate that is dependent on the load demand.

Short-Circuit Protection

When the output is shorted to ground, the inductor current may exceed the maximum inductor peak current if not allowed enough time to decay. To prevent the inductor current from running away, the bottom N-channel MOSFET is allowed to stay on for more than one cycle, thereby allowing the inductor current time to decay.

Dropout Operation

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches 100% duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the P-channel MOSFET and the inductor.

An important detail to remember is that at low input supply voltages, the $R_{DS(0N)}$ of the P-channel switch increases (see Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3564 is used at 100% duty cycle with low input voltage (See Thermal Considerations in the Applications Information section).

Slope Compensation and Inductor Peak Current

Slope compensation provides stability in constant frequency architectures by preventing subharmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles >40%. However, the LTC3564 uses a patented scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.




Figure 1. LTC3564 General Schematic

The basic LTC3564 application circuit is shown in Figure 1. External component selection is driven by the load requirement and begins with the selection of L followed by C_{IN} and C_{OLIT} .

Inductor Selection

For most applications, the value of the inductor will fall in the range of $0.47\mu H$ to $2.2\mu H$. Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher V_{IN} or V_{OUT} also increases the ripple current as shown in equation 1. A reasonable starting point for setting ripple current is $\Delta I_L = 500 mA$ (40% of 1.25A).

$$\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(1)

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 1.5A rated inductor should be enough for most applications (1.25A + 250mA). For better efficiency, choose a low DC-resistance inductor.

The inductor value also has an effect on Burst Mode operation. The transition to low current operation begins when the inductor current peaks fall to approximately 300mA. Lower inductor values (higher ΔI_L) will cause this to occur at lower load currents, which can cause a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to increase.

Inductor Core Selection

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3564 requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3564 applications.

Table 1. Representative Surface Mount Inductors

MANUFATURER	PART NUMBER	VALUE (μH)	MAX DC CURRENT (A)	DCR (m Ω)	HEIGHT (mm)
Toko	A915AY-1R1M-DC53LC	1.1	3.25	16	3
	1070AS-1R0N-DB3020C	1	1.9	47	2
Sumida	CDRH4D18C/LD-1R1	1.1	2.1	24	2
	CDRH3D14-1R2	1.2	2.2	36	1.5
	CR5D11-1R0	1	2.2	40	1.2
	CDRH2D18/HP-2R2	2.2	1.6	48	2
FDK	MIPW3226D0R9M	0.9	1.4	70	1
Coilcraft	LP06610-122ML	1.2	2.1	80	1
	LPS4018-222ML	2.2	2.5	70	1.8
Vishay	IHLP1616ABERR47M01	0.47	5	20	1.2
	IHLP1616ABER1R0M01	1	4	45	1.2

CIN and COUT Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle V_{OUT}/V_{IN} . To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$C_{IN}$$
 required $I_{RMS} \cong I_{OMAX} \frac{\left[V_{OUT}(V_{IN} - V_{OUT})\right]^{1/2}}{V_{IN}}$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question.

The selection of C_{OUT} is driven by the required effective series resistance (ESR).

Typically, once the ESR requirement for C_{OUT} has been met, the RMS current rating generally far exceeds the $I_{RIPPLE(P-P)}$ requirement. The output ripple ΔV_{OUT} is determined by:

$$\Delta V_{OUT} \cong \Delta I_L \left(ESR + \frac{1}{8fC_{OUT}} \right)$$

where f = operating frequency, C_{OUT} = output capacitance and ΔI_L = ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since ΔI_L increases with input voltage.

Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. In the case of tantalum, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum capacitors. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3564's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size.

However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V_{IN} . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V_{IN} , large enough to damage the part.

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Output Voltage Programming

In the adjustable version, the output voltage is set by a resistive divider according to the following formula:

$$V_{OUT} = 0.6V \left(1 + \frac{R2}{R1}\right) \tag{2}$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in Figure 2.




Figure 2. Setting the LTC3564 Output Voltage

Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

Efficiency =
$$100\% - (L1 + L2 + L3 + ...)$$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses in LTC3564 circuits: V_{IN} quiescent current and I^2R losses. The V_{IN} quiescent current loss dominates the efficiency loss at very low load currents whereas the I^2R loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence as illustrated in Figure 3.




Figure 3. Power Lost vs Load Current

- 1. The V_{IN} quiescent current is due to two components: the DC bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, dQ, moves from V_{IN} to ground. The resulting dQ/dt is the current out of V_{IN} that is typically larger than the DC bias current. In continuous mode, $I_{GATECHG} = f(Q_T + Q_B)$ where Q_T and Q_B are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to V_{IN} and thus their effects will be more pronounced at higher supply voltages.
- 2. I^2R losses are calculated from the resistances of the internal switches, R_{SW} , and external inductor R_L . In continuous mode, the average output current flowing through inductor L is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET $R_{DS(ON)}$ and the duty cycle (DC) as follows:

$$R_{SW} = (R_{DS(ON)TOP})(DC) + (R_{DS(ON)BOT})(1 - DC)$$

The $R_{DS(ON)}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain I²R losses, simply add R_{SW} to R_L and multiply the result by the square of the average output current.

Other losses including C_{IN} and C_{OUT} ESR dissipative losses and inductor core losses which generally account for less than 2% total additional loss.

Thermal Considerations

In most applications the LTC3564 does not dissipate much heat due to its high efficiency. But, in applications where the LTC3564 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately 150°C, both power switches will be turned off and the SW node will become high impedance.

To avoid the LTC3564 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$T_R = (P_D)(\theta_{JA})$$

where P_D is the power dissipated by the regulator and θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature, T_J, is given by:

$$T_J = T_A + T_R$$

where TA is the ambient temperature.

As an example, consider the LTC3564 in dropout at an input voltage of 2.7V, a load current of 1.2A and an ambient temperature of 70°C. From the typical perfor-

mance graph of switch resistance, the $R_{DS(ON)}$ of the P-channel switch at 70° C is approximately $\sim 0.2\Omega$. Therefore, power dissipated by the part is:

$$P_D = I_{LOAD}^2 \cdot R_{DS(ON)} = 288 \text{mW}$$

For the SOT-23 package, the θ_{JA} is 215°C/W. Thus, the junction temperature of the regulator is:

$$T_{.1} = 70^{\circ}C + (0.288)(215) = 131.9^{\circ}C$$

which is above the maximum junction temperature of 125°C.


Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance ($R_{DS(ON)}$).

Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, V_{OUT} immediately shifts by an amount equal to $(\Delta I_{LOAD} \bullet ESR)$, where ESR is the effective series resistance of C_{OUT} . ΔI_{LOAD} also begins to charge or discharge C_{OUT} , which generates a feedback error signal. The regulator loop then acts to return V_{OUT} to its steady-state value. During this recovery time V_{OUT} can be monitored for overshoot or ringing that would indicate a stability problem. For a detailed explanation of switching control loop theory, see Application Note 76.


A second, more severe transient is caused by switching in loads with large (>1 μF) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with C_{OUT} , causing a rapid drop in V_{OUT} . No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately (25 \bullet C_{LOAD}). Thus, a $10\mu F$ capacitor charging to 3.3V would require a $250\mu s$ rise time, limiting the charging current to about 130mA.





BOLD LINES INDICATE HIGH CURRENT PATH

Figure 4a. LTC3564 TSOT-23 Layout Diagram



BOLD LINES INDICATE HIGH CURRENT PATH

Figure 4b. LTC3564 DFN Layout Diagram

Downloaded from Arrow.com.




Figure 5a. LTC3564 TSOT-23 Suggested Layout




Figure 5b. LTC3564 DFN Suggested Layout

PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3564. These items are also illustrated graphically in Figures 4 and 5. Check the following in your layout:

- The power traces, consisting of the GND trace, the SW trace and the V_{IN} trace should be kept short, direct and wide.
- 2. Does the V_{FB} pin connect directly to the feedback resistors? The resistive divider R1/R2 must be connected between the (+) plate of C_{OUT} and ground.
- Does the (+) plate of C_{IN} connect to V_{IN} as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
- 4. Keep the switching node, SW, away from the sensitive V_{FB} node.
- 5. Keep the (–) plates of C_{IN} and C_{OLIT} as close as possible.

Design Example

As a design example, assume the LTC3564 is used in a single lithium-ion battery-powered cellular phone application. The V_{IN} will be operating from a maximum of 4.2V down to about 2.7V. The load current requirement is a maximum of 1.25A but most of the time it will be in standby mode, requiring only 2mA. Efficiency at both low

and high load currents is important. Output voltage is 2.5V. With this information we can calculate L using equation (1).

$$L = \frac{1}{(f)(\Delta I_L)} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(3)

Substituting $V_{OUT} = 2.5V$, $V_{IN} = 4.2V$, $\Delta I_L = 500$ mA and f = 2.25MHz in equation (3) gives:

$$L = \frac{2.5V}{2.25MHz(500mA)} \left(1 - \frac{2.5V}{4.2V}\right) = 0.9\mu H$$

A $1\mu H$ or $1.1\mu H$ inductor works well for this application. For best efficiency choose a 1.5A or greater inductor with less than 0.1Ω series resistance.

 C_{IN} will require an RMS current rating of at least $0.6A \cong I_{LOAD(MAX)}/2$ at temperature and C_{OUT} will require an ESR of less than 0.125Ω . In most cases, a ceramic capacitor will satisfy this requirement.

For the feedback resistors, choose R1 = 316k. R2 can then be calculated from equation (2) to be:

$$R2 = \left(\frac{V_{0UT}}{0.6} - 1\right) R1 = 1000k$$

Figure 6 shows the complete circuit along with its efficiency curve.




Figure 6a. Typical Application







Figure 6b. Efficiency vs Output Current

TYPICAL APPLICATIONS

Single Li-Ion 1.8V/1.25A Regulator for High Efficiency and Small Footprint










TYPICAL APPLICATIONS

Single Li-lon 1.5V/1.25A Regulator for High Efficiency and Low Profile, <1mm Height








PACKAGE DESCRIPTION

S5 Package 5-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1635)




- 1. DIMENSIONS ARE IN MILLIMETERS
 2. DRAWING NOT TO SCALE
 3. DIMENSIONS ARE INCLUSIVE OF PLATING
 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
 5. MOLD FLASH SHALL NOT EXCEED 0.254mm
- 6. JEDEC PACKAGE REFERENCE IS MO-193


PACKAGE DESCRIPTION

$\begin{array}{c} \textbf{DCB Package} \\ \textbf{6-Lead Plastic DFN (2mm} \times 3mm) \end{array}$

(Reference LTC DWG # 05-08-1715 Rev A)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



NOTE:

- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (TBD)
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS		
LTC3405/LTC3405A	300mA (I _{OUT}), 1.5MHz, Synchronous Step-Down DC/DC Converters	95% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 20 μ A, I_{SD} = <1 μ A, ThinSOT Package		
LTC3406/LTC3406B	600mA (I _{OUT}), 1.5MHz, Synchronous Step-Down DC/DC Converters	96% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, I_Q = 20 μ A, I_{SD} = <1 μ A, ThinSOT Package		
LTC3407/LTC3407-2	Dual 600mA/800mA (I _{OUT}), 1.5MHz/2.25MHz, Synchronous Step-Down DC/DC Converters	95% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, I_Q = 40 μ A, I_{SD} = <1 μ A, MS10E, DFN Packages		
LTC3409	600mA (I _{OUT}), 1.7MHz/2.6MHz, Synchronous Step-Down DC/DC Converter	96% Efficiency, V_{IN} : 1.6V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, I_Q = 65 μ A, I_{SD} = <1 μ A, DFN Package		
LTC3410/LTC3410B	300mA (I _{OUT}), 2.25MHz, Synchronous Step-Down DC/DC Converters	95% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 26 μ A, I_{SD} = <1 μ A, SC70 Package		
LTC3411	1.25A (I _{OUT}), 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 60 μ A, I_{SD} = <1 μ A, MS10, DFN Packages		
LTC3412	2.5A (I _{OUT}), 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V _{IN} : 2.5V to 5.5V, V _{OUT(MIN)} = 0.8V, I _Q = 60μ A, I _{SD} = $<1\mu$ A, TSSOP-16E Package		
LTC3441/LTC3442 LTC3443	1.2A (I _{OUT}), 2MHz, Synchronous Buck-Boost DC/DC Converters	95% Efficiency, V_{IN} : 2.4V to 5.5V, $V_{OUT(MIN)}$: 2.4V to 5.25V, $I_Q=50\mu A$, $I_{SD}=<1\mu A$, DFN Package		
		95% Efficiency, V_{IN} : 1.8V to 5.5V, $V_{OUT(MIN)}$: 2V to 5V, I_Q = 16 μ A, I_{SD} = <1 μ A, ThinSOT, DFN Packages		
LTC3532	3532 500mA (I_{OUT}), 2MHz, Synchronous Buck-Boost DC/DC Converter 95% Efficiency, V_{IN} : 2.4V to 5.5V, $V_{OUT(MIN)}$: 2.4 D5%			
LTC3542 500mA (I _{OUT}), 2.25MHz, Synchronous Step-Down 95% E		95% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$: 0.6V, I_Q = 26 μ A, I_{SD} = <1 μ A, ThinSOT, 2 × 2 DFN Packages		
LTC3548/LTC3548-1 LTC3548-2	Dual 400mA/800mA (I _{OUT}), 2.25MHz, Synchronous Step-Down DC/DC Converters	95% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, I_Q = 40 μ A, I_{SD} = <1 μ A, MS10E, DFN Packages		
LTC3560	800mA (I _{OUT}), 2.25MHz, Synchronous Step-Down DC/DC Converters	Step-Down 95% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)} = 0.6V$, $I_Q = 16\mu A$, $I_{SD} = <1\mu A$, ThinSOT Package		
LTC3561	1.25A (I _{OUT}), 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 240 μ A, I_{SD} = <1 μ A, DFN Package		