## **ABSOLUTE MAXIMUM RATINGS**

## 


# SYNC Voltage ......6V Operating Junction Temperature Range (Note 2)

LT8610E	40 to	125°C
LT8610I		125°C
LT8610H	40 to	150°C

FB, TR/SS, RT, INTV<sub>CC</sub> ......4V

Storage Temperature Range ......-45 to 150 °C

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE	
LT8610EMSE#PBF	LT8610EMSE#TRPBF	8610	16-Lead Plastic MSOP	-40°C to 125°C	
LT8610IMSE#PBF	LT8610IMSE#TRPBF	8610	16-Lead Plastic MSOP	-40°C to 125°C	
LT8610HMSE#PBF	LT8610HMSE#TRPBF	8610	16-Lead Plastic MSOP	-40°C to 150°C	
AUTOMOTIVE PRODUCTS**					
LT8610EMSE#WPBF	LT8610EMSE#WTRPBF	8610	16-Lead Plastic MSOP	-40°C to 125°C	
LT8610IMSE#WPBF	LT8610IMSE#WTRPBF	8610	16-Lead Plastic MSOP	-40°C to 125°C	
LT8610HMSE#WPBF	LT8610HMSE#WTRPBF	8610	16-Lead Plastic MSOP	-40°C to 150°C	

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ .

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Minimum Input Voltage		•		2.9	3.4	V
V <sub>IN</sub> Quiescent Current	V <sub>EN/UV</sub> = 0V, V <sub>SYNC</sub> = 0V	•		1.0 1.0	3 8	μΑ μΑ
	V <sub>EN/UV</sub> = 2V, Not Switching, V <sub>SYNC</sub> = 0V	•		1.7 1.7	4 10	μΑ μΑ
	V <sub>EN/UV</sub> = 2V, Not Switching, V <sub>SYNC</sub> = 2V			0.24	0.5	mA
V <sub>IN</sub> Current in Regulation	$V_{OUT}$ = 0.97V, $V_{IN}$ = 6V, Output Load = 100 $\mu$ A $V_{OUT}$ = 0.97V, $V_{IN}$ = 6V, Output Load = 1mA	•		24 210	50 350	μΑ μΑ
Feedback Reference Voltage	V <sub>IN</sub> = 6V, I <sub>LOAD</sub> = 0.5A V <sub>IN</sub> = 6V, I <sub>LOAD</sub> = 0.5A	•	0.964 0.958	0.970 0.970	0.976 0.982	V
Feedback Voltage Line Regulation	V <sub>IN</sub> = 4.0V to 42V, I <sub>LOAD</sub> = 0.5A	•		0.004	0.02	%/V
Feedback Pin Input Current	V <sub>FB</sub> = 1V		-20		20	nA

<sup>\*\*</sup>Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ .

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
INTV <sub>CC</sub> Voltage	$\begin{split} I_{LOAD} &= 0 \text{mA}, \ V_{BIAS} = 0 \text{V} \\ I_{LOAD} &= 0 \text{mA}, \ V_{BIAS} = 3.3 \text{V} \end{split}$		3.23 3.25	3.4 3.29	3.57 3.35	V V
INTV <sub>CC</sub> Undervoltage Lockout			2.5	2.6	2.7	V
BIAS Pin Current Consumption	V <sub>BIAS</sub> = 3.3V, I <sub>LOAD</sub> = 1A, 2MHz			8.5		mA
Minimum On-Time	I <sub>LOAD</sub> = 1A, SYNC = 0V I <sub>LOAD</sub> = 1A, SYNC = 3.3V	•	30 30	50 45	70 65	ns ns
Minimum Off-Time			50	80	110	ns
Oscillator Frequency	$R_T = 221$ k, $I_{LOAD} = 1$ A $R_T = 60.4$ k, $I_{LOAD} = 1$ A $R_T = 18.2$ k, $I_{LOAD} = 1$ A	•	180 665 1.85	210 700 2.00	240 735 2.15	kHz kHz MHz
Top Power NMOS On-Resistance	I <sub>SW</sub> = 1A			120		mΩ
Top Power NMOS Current Limit		•	3.5	4.8	5.8	А
Bottom Power NMOS On-Resistance	$V_{INTVCC} = 3.4V$ , $I_{SW} = 1A$			65		mΩ
Bottom Power NMOS Current Limit	V <sub>INTVCC</sub> = 3.4V		2.5	3.3	4.8	А
SW Leakage Current	$V_{IN} = 42V, V_{SW} = 0V, 42V$		-1.5		1.5	μА
EN/UV Pin Threshold	EN/UV Rising	•	0.94	1.0	1.06	V
EN/UV Pin Hysteresis				40		mV
EN/UV Pin Current	V <sub>EN/UV</sub> = 2V		-20		20	nA
PG Upper Threshold Offset from V <sub>FB</sub>	V <sub>FB</sub> Falling	•	6	9.0	12	%
PG Lower Threshold Offset from V <sub>FB</sub>	V <sub>FB</sub> Rising	•	-6	-9.0	-12	%
PG Hysteresis				1.3		%
PG Leakage	$V_{PG} = 3.3V$		-40		40	nA
PG Pull-Down Resistance	V <sub>PG</sub> = 0.1V	•		680	2000	Ω
SYNC Threshold	SYNC Falling SYNC Rising		0.8 1.6	1.1 2.0	1.4 2.4	V
SYNC Pin Current	V <sub>SYNC</sub> = 2V		-40		40	nA
TR/SS Source Current		•	1.2	2.2	3.2	μА
TR/SS Pull-Down Resistance	Fault Condition, TR/SS = 0.1V			230		Ω


**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LT8610E is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization, and correlation with statistical process controls. The LT8610I is guaranteed over the full -40°C to 125°C operating junction

temperature range. The LT8610H is guaranteed over the full  $-40^{\circ}$ C to 150°C operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.


**Note 3:** This IC includes overtemperature protection that is intended to protect the device during overload conditions. Junction temperature will exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.


8610 G07





Rev. B


8610 G08




































# Minimum Load to Full Frequency (SYNC DC High)














#### Soft-Start Current





#### **PG High Thresholds**





#### PG Low Thresholds



































## PIN FUNCTIONS

**SYNC (Pin 1):** External Clock Synchronization Input. Ground this pin for low ripple Burst Mode operation at low output loads. Tie to a clock source for synchronization to an external frequency. Apply a DC voltage of 3V or higher or tie to INTV<sub>CC</sub> for pulse-skipping mode. When in pulse-skipping mode, the  $I_Q$  will increase to several hundred  $\mu A$ . Do not float this pin.

**TR/SS (Pin 2):** Output Tracking and Soft-Start Pin. This pin allows user control of output voltage ramp rate during start-up. A TR/SS voltage below 0.97V forces the LT8610 to regulate the FB pin to equal the TR/SS pin voltage. When TR/SS is above 0.97V, the tracking function is disabled and the internal reference resumes control of the error amplifier. An internal 2.2μA pull-up current from INTV $_{CC}$  on this pin allows a capacitor to program output voltage slew rate. This pin is pulled to ground with an internal 230 $\Omega$  MOSFET during shutdown and fault conditions; use a series resistor if driving from a low impedance output. This pin may be left floating if the tracking function is not needed.

**RT (Pin 3):** A resistor is tied between RT and ground to set the switching frequency.

**EN/UV (Pin 4):** The LT8610 is shut down when this pin is low and active when this pin is high. The hysteretic threshold voltage is 1.00V going up and 0.96V going down. Tie to  $V_{IN}$  if the shutdown feature is not used. An external resistor divider from  $V_{IN}$  can be used to program a  $V_{IN}$  threshold below which the LT8610 will shut down.

 $V_{IN}$  (Pins 5, 6): The  $V_{IN}$  pins supply current to the LT8610 internal circuitry and to the internal topside power switch. These pins must be tied together and be locally bypassed. Be sure to place the positive terminal of the input capacitor as close as possible to the  $V_{IN}$  pins, and the negative capacitor terminal as close as possible to the PGND pins.

**PGND** (**Pins 7, 8**): Power Switch Ground. These pins are the return path of the internal bottom-side power switch and must be tied together. Place the negative terminal of the input capacitor as close to the PGND pins as possible.

**SW** (**Pins 9, 10, 11**): The SW pins are the outputs of the internal power switches. Tie these pins together and connect them to the inductor and boost capacitor. This node should be kept small on the PCB for good performance.

**BST (Pin 12):** This pin is used to provide a drive voltage, higher than the input voltage, to the topside power switch. Place a 0.1µF boost capacitor as close as possible to the IC.

INTV<sub>CC</sub> (Pin 13): Internal 3.4V Regulator Bypass Pin. The internal power drivers and control circuits are powered from this voltage. INTV<sub>CC</sub> maximum output current is 20mA. Do not load the INTV<sub>CC</sub> pin with external circuitry. INTV<sub>CC</sub> current will be supplied from BIAS if V<sub>BIAS</sub> > 3.1V, otherwise current will be drawn from V<sub>IN</sub>. Voltage on INTV<sub>CC</sub> will vary between 2.8V and 3.4V when V<sub>BIAS</sub> is between 3.0V and 3.6V. Decouple this pin to power ground with at least a 1µF low ESR ceramic capacitor placed close to the IC.

## PIN FUNCTIONS


BIAS (Pin 14): The internal regulator will draw current from BIAS instead of  $V_{IN}$  when BIAS is tied to a voltage higher than 3.1V. For output voltages of 3.3V and above this pin should be tied to  $V_{OUT}$ . If this pin is tied to a supply other than  $V_{OUT}$  use a 1µF local bypass capacitor on this pin.

**PG** (**Pin 15**): The PG pin is the open-drain output of an internal comparator. PG remains low until the FB pin is within  $\pm 9\%$  of the final regulation voltage, and there are no fault conditions. PG is valid when  $V_{IN}$  is above 3.4V, regardless of EN/UV pin state.

**FB** (**Pin 16**): The LT8610 regulates the FB pin to 0.970V. Connect the feedback resistor divider tap to this pin. Also, connect a phase lead capacitor between FB and  $V_{OUT}$ . Typically, this capacitor is 4.7pF to 10pF.

**GND** (Exposed Pad Pin 17): Ground. The exposed pad must be connected to the negative terminal of the input capacitor and soldered to the PCB in order to lower the thermal resistance.

## **BLOCK DIAGRAM**



## **OPERATION**

The LT8610 is a monolithic, constant frequency, current mode step-down DC/DC converter. An oscillator, with frequency set using a resistor on the RT pin, turns on the internal top power switch at the beginning of each clock cycle. Current in the inductor then increases until the top switch current comparator trips and turns off the top power switch. The peak inductor current at which the top switch turns off is controlled by the voltage on the internal VC node. The error amplifier servos the VC node by comparing the voltage on the V<sub>FB</sub> pin with an internal 0.97V reference. When the load current increases it causes a reduction in the feedback voltage relative to the reference leading the error amplifier to raise the VC voltage until the average inductor current matches the new load current. When the top power switch turns off, the synchronous power switch turns on until the next clock cycle begins or inductor current falls to zero. If overload conditions result in more than 3.3A flowing through the bottom switch, the next clock cycle will be delayed until switch current returns to a safe level.

If the EN/UV pin is low, the LT8610 is shut down and draws  $1\mu A$  from the input. When the EN/UV pin is above 1V, the switching regulator will become active.

To optimize efficiency at light loads, the LT8610 operates in Burst Mode operation in light load situations. Between bursts, all circuitry associated with controlling the output switch is shut down, reducing the input supply current to 1.7µA. In a typical application, 2.5µA will be consumed

from the input supply when regulating with no load. The SYNC pin is tied low to use Burst Mode operation and can be tied to a logic high to use pulse-skipping mode. If a clock is applied to the SYNC pin the part will synchronize to an external clock frequency and operate in pulse-skipping mode. While in pulse-skipping mode the oscillator operates continuously and positive SW transitions are aligned to the clock. During light loads, switch pulses are skipped to regulate the output and the quiescent current will be several hundred µA.

To improve efficiency across all loads, supply current to internal circuitry can be sourced from the BIAS pin when biased at 3.3V or above. Else, the internal circuitry will draw current from  $V_{IN}$ . The BIAS pin should be connected to  $V_{OUT}$  if the LT8610 output is programmed at 3.3V or above.


Comparators monitoring the FB pin voltage will pull the PG pin low if the output voltage varies more than ±9% (typical) from the set point, or if a fault condition is present.

The oscillator reduces the LT8610's operating frequency when the voltage at the FB pin is low. This frequency foldback helps to control the inductor current when the output voltage is lower than the programmed value which occurs during start-up or overcurrent conditions. When a clock is applied to the SYNC pin or the SYNC pin is held DC high, the frequency foldback is disabled and the switching frequency will slow down only during overcurrent conditions.

#### **Achieving Ultralow Quiescent Current**

To enhance efficiency at light loads, the LT8610 operates in low ripple Burst Mode operation, which keeps the output capacitor charged to the desired output voltage while minimizing the input quiescent current and minimizing output voltage ripple. In Burst Mode operation the LT8610 delivers single small pulses of current to the output capacitor followed by sleep periods where the output power is supplied by the output capacitor. While in sleep mode the LT8610 consumes  $1.7\mu A$ .

As the output load decreases, the frequency of single current pulses decreases (see Figure 1a) and the percentage of time the LT8610 is in sleep mode increases, resulting in



#### Minimum Load to Full Frequency (SYNC DC High)




Figure 1. SW Frequency vs Load Information in Burst Mode Operation (1a) and Pulse-Skipping Mode (1b)

much higher light load efficiency than for typical converters. By maximizing the time between pulses, the converter quiescent current approaches  $2.5\mu A$  for a typical application when there is no output load. Therefore, to optimize the quiescent current performance at light loads, the current in the feedback resistor divider must be minimized as it appears to the output as load current.

While in Burst Mode operation the current limit of the top switch is approximately 400mA resulting in output voltage ripple shown in Figure 2. Increasing the output capacitance will decrease the output ripple proportionally. As load ramps upward from zero the switching frequency will increase but only up to the switching frequency programmed by the resistor at the RT pin as shown in Figure 1a. The output load at which the LT8610 reaches the programmed frequency varies based on input voltage, output voltage, and inductor choice.

For some applications it is desirable for the LT8610 to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. First is the clock stays awake at all times and all switching cycles are aligned to the clock. In this mode much of the internal circuitry is awake at all times, increasing quiescent current to several hundred  $\mu A$ . Second is that full switching frequency is reached at lower output load than in Burst Mode operation (see Figure 1b). To enable pulse-skipping mode, the SYNC pin is tied high either to a logic output or to the INTV<sub>CC</sub> pin. When a clock is applied to the SYNC pin the LT8610 will also operate in pulse-skipping mode.




Figure 2. Burst Mode Operation

#### **FB Resistor Network**

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the resistor values according to:

$$R1 = R2 \left( \frac{V_{OUT}}{0.970V} - 1 \right)$$
 (1)

Reference designators refer to the Block Diagram. 1% resistors are recommended to maintain output voltage accuracy.

If low input quiescent current and good light-load efficiency are desired, use large resistor values for the FB resistor divider. The current flowing in the divider acts as a load current, and will increase the no-load input current to the converter, which is approximately:

$$I_{Q} = 1.7\mu A + \left(\frac{V_{OUT}}{R1 + R2}\right) \left(\frac{V_{OUT}}{V_{IN}}\right) \left(\frac{1}{n}\right)$$
 (2)

where 1.7 $\mu$ A is the quiescent current of the LT8610 and the second term is the current in the feedback divider reflected to the input of the buck operating at its light load efficiency n. For a 3.3V application with R1 = 1M and R2 = 412k, the feedback divider draws 2.3 $\mu$ A. With V<sub>IN</sub> = 12V and n = 80%, this adds 0.8 $\mu$ A to the 1.7 $\mu$ A quiescent current resulting in 2.5 $\mu$ A no-load current from the 12V supply. Note that this equation implies that the no-load current is a function of V<sub>IN</sub>; this is plotted in the Typical Performance Characteristics section.

When using large FB resistors, a 4.7pF to 10pF phase-lead capacitor should be connected from V<sub>OUT</sub> to FB.

## **Setting the Switching Frequency**

The LT8610 uses a constant frequency PWM architecture that can be programmed to switch from 200kHz to 2.2MHz by using a resistor tied from the RT pin to ground. A table showing the necessary  $R_T$  value for a desired switching frequency is in Table 1.

The  $R_T$  resistor required for a desired switching frequency can be calculated using:

$$R_{T} = \frac{46.5}{f_{SW}} - 5.2 \tag{3}$$

where  $R_T$  is in  $k\Omega$  and  $f_{SW}$  is the desired switching frequency in MHz.

Table 1. SW Frequency vs R<sub>T</sub> Value

f <sub>SW</sub> (MHz)	R <sub>T</sub> (kΩ)
0.2	232
0.3	150
0.4	110
0.5	88.7
0.6	71.5
0.7	60.4
0.8	52.3
1.0	41.2
1.2	33.2
14	28.0
1.6	23.7
1.8	20.5
2.0	18.2
2.2	15.8

#### **Operating Frequency Selection and Trade-Offs**

Selection of the operating frequency is a trade-off between efficiency, component size, and input voltage range. The advantage of high frequency operation is that smaller inductor and capacitor values may be used. The disadvantages are lower efficiency and a smaller input voltage range.

The highest switching frequency  $(f_{SW(MAX)})$  for a given application can be calculated as follows:

$$f_{SW(MAX)} = \frac{V_{OUT} + V_{SW(BOT)}}{t_{ON(MIN)} \left(V_{IN} - V_{SW(TOP)} + V_{SW(BOT)}\right)}$$
(4)

where  $V_{IN}$  is the typical input voltage,  $V_{OUT}$  is the output voltage,  $V_{SW(TOP)}$  and  $V_{SW(BOT)}$  are the internal switch drops (~0.3V, ~0.15V, respectively at maximum load) and  $t_{ON(MIN)}$  is the minimum top switch on-time (see the Electrical Characteristics). This equation shows that a slower switching frequency is necessary to accommodate a high  $V_{IN}/V_{OLIT}$  ratio.

For transient operation,  $V_{IN}$  may go as high as the absolute maximum rating of 42V regardless of the  $R_T$  value, however the LT8610 will reduce switching frequency as necessary to maintain control of inductor current to assure safe operation.

The LT8610 is capable of a maximum duty cycle of greater than 99%, and the  $V_{\text{IN}}$ -to- $V_{\text{OUT}}$  dropout is limited by the  $R_{\text{DS}(\text{ON})}$  of the top switch. In this mode the LT8610 skips switch cycles, resulting in a lower switching frequency than programmed by RT.

For applications that cannot allow deviation from the programmed switching frequency at low  $V_{IN}/V_{OUT}$  ratios use the following formula to set switching frequency:

$$V_{IN(MIN)} = \frac{V_{OUT} + V_{SW(BOT)}}{1 - f_{SW} \cdot t_{OFF(MIN)}} - V_{SW(BOT)} + V_{SW(TOP)}$$
 (5)

where  $V_{IN(MIN)}$  is the minimum input voltage without skipped cycles,  $V_{OUT}$  is the output voltage,  $V_{SW(TOP)}$  and  $V_{SW(BOT)}$  are the internal switch drops (~0.3V, ~0.15V, respectively at maximum load),  $f_{SW}$  is the switching frequency (set by RT), and  $t_{OFF(MIN)}$  is the minimum switch off-time. Note that higher switching frequency will increase the minimum input voltage below which cycles will be dropped to achieve higher duty cycle.

## **Inductor Selection and Maximum Output Current**

The LT8610 is designed to minimize solution size by allowing the inductor to be chosen based on the output load requirements of the application. During overload or short-circuit conditions the LT8610 safely tolerates operation with a saturated inductor through the use of a high speed peak-current mode architecture.

A good first choice for the inductor value is:

$$L = \frac{V_{OUT} + V_{SW(BOT)}}{f_{SW}}$$
 (6)

where  $f_{SW}$  is the switching frequency in MHz,  $V_{OUT}$  is the output voltage,  $V_{SW(BOT)}$  is the bottom switch drop (~0.15V) and L is the inductor value in  $\mu$ H.

To avoid overheating and poor efficiency, an inductor must be chosen with an RMS current rating that is greater than the maximum expected output load of the application. In addition, the saturation current (typically labeled  $I_{SAT}$ ) rating of the inductor must be higher than the load current plus 1/2 of in inductor ripple current:

$$I_{L(PEAK)} = I_{LOAD(MAX)} + \frac{1}{2}\Delta I_{L}$$
 (7)

where  $\Delta I_L$  is the inductor ripple current as calculated in Equation 9 and  $I_{LOAD(MAX)}$  is the maximum output load for a given application.

As a quick example, an application requiring 1A output should use an inductor with an RMS rating of greater than 1A and an  $I_{SAT}$  of greater than 1.3A. During long duration overload or short-circuit conditions, the inductor RMS routing requirement is greater to avoid overheating of the inductor. To keep the efficiency high, the series resistance (DCR) should be less than  $0.04\Omega$ , and the core material should be intended for high frequency applications.

The LT8610 limits the peak switch current in order to protect the switches and the system from overload faults. The top switch current limit ( $I_{LIM}$ ) is at least 3.5A at low duty cycles and decreases linearly to 2.8A at DC = 0.8. The inductor value must then be sufficient to supply the desired maximum output current ( $I_{OUT(MAX)}$ ), which is a function of the switch current limit ( $I_{LIM}$ ) and the ripple current.

$$I_{OUT(MAX)} = I_{LIM} - \frac{\Delta I_L}{2}$$
 (8)

The peak-to-peak ripple current in the inductor can be calculated as follows:

$$\Delta I_{L} = \frac{V_{OUT}}{L \cdot f_{SW}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)$$
 (9)

where  $f_{SW}$  is the switching frequency of the LT8610, and L is the value of the inductor. Therefore, the maximum output current that the LT8610 will deliver depends on the switch current limit, the inductor value, and the input and output voltages. The inductor value may have to be increased if the inductor ripple current does not allow sufficient maximum output current ( $I_{OUT(MAX)}$ ) given the switching frequency, and maximum input voltage used in the desired application.

The optimum inductor for a given application may differ from the one indicated by this design guide. A larger value inductor provides a higher maximum load current and reduces the output voltage ripple. For applications requiring smaller load currents, the value of the inductor may be lower and the LT8610 may operate with higher ripple

current. This allows use of a physically smaller inductor, or one with a lower DCR resulting in higher efficiency. Be aware that low inductance may result in discontinuous mode operation, which further reduces maximum load current.

For more information about maximum output current and discontinuous operation, see Linear Technology's Application Note 44.

Finally, for duty cycles greater than 50% ( $V_{OUT}/V_{IN} > 0.5$ ), a minimum inductance is required to avoid sub-harmonic oscillation. See Application Note 19.

## **Input Capacitor**

Bypass the input of the LT8610 circuit with a ceramic capacitor of X7R or X5R type placed as close as possible to the  $V_{IN}$  and PGND pins. Y5V types have poor performance over temperature and applied voltage, and should not be used. A  $4.7\mu F$  to  $10\mu F$  ceramic capacitor is adequate to bypass the LT8610 and will easily handle the ripple current. Note that larger input capacitance is required when a lower switching frequency is used. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a low performance electrolytic capacitor.

Step-down regulators draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT8610 and to force this very high frequency switching current into a tight local loop, minimizing EMI. A 4.7µF capacitor is capable of this task, but only if it is placed close to the LT8610 (see the PCB Layout section). A second precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT8610. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT8610 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8610's voltage rating. This situation is easily avoided (see Linear Technology Application Note 88).

#### **Output Capacitor and Output Ripple**

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT8610 to produce the DC output. In this role it determines the output ripple, thus low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the LT8610's control loop. Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. For good starting values, see the Typical Applications section.

Use X5R or X7R types. This choice will provide low output ripple and good transient response. Transient performance can be improved with a higher value output capacitor and the addition of a feedforward capacitor placed between  $V_{OUT}$  and FB. Increasing the output capacitance will also decrease the output voltage ripple. A lower value of output capacitor can be used to save space and cost but transient performance will suffer and may cause loop instability. See the Typical Applications in this data sheet for suggested capacitor values.

When choosing a capacitor, special attention should be given to the data sheet to calculate the effective capacitance under the relevant operating conditions of voltage bias and temperature. A physically larger capacitor or one with a higher voltage rating may be required.

#### **Ceramic Capacitors**

Ceramic capacitors are small, robust and have very low ESR. However, ceramic capacitors can cause problems when used with the LT8610 due to their piezoelectric nature. When in Burst Mode operation, the LT8610's switching frequency depends on the load current, and at very light loads the LT8610 can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT8610 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear. If this is unacceptable, use a high performance tantalum or electrolytic capacitor at the output. Low noise ceramic capacitors are also available.

A final precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LT8610. As previously mentioned, a ceramic input capacitor combined with trace or cable inductance forms a high quality (underdamped) tank circuit. If the LT8610 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8610's rating. This situation is easily avoided (see Linear Technology Application Note 88).

#### **Enable Pin**

The LT8610 is in shutdown when the EN pin is low and active when the pin is high. The rising threshold of the EN comparator is 1.0V, with 40mV of hysteresis. The EN pin can be tied to  $V_{IN}$  if the shutdown feature is not used, or tied to a logic level if shutdown control is required.

Adding a resistor divider from  $V_{IN}$  to EN programs the LT8610 to regulate the output only when  $V_{IN}$  is above a desired voltage (see the Block Diagram). Typically, this threshold,  $V_{IN(EN)}$ , is used in situations where the input supply is current limited, or has a relatively high source resistance. A switching regulator draws constant power from the source, so source current increases as source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. The  $V_{IN(EN)}$  threshold prevents the regulator from operating at source voltages where the problems might occur. This threshold can be adjusted by setting the values R3 and R4 such that they satisfy the following equation:

$$V_{IN(EN)} = \left(\frac{R3}{R4} + 1\right) \bullet 1.0V \tag{10}$$

where the LT8610 will remain off until  $V_{IN}$  is above  $V_{IN(EN)}$ . Due to the comparator's hysteresis, switching will not stop until the input falls slightly below  $V_{IN(EN)}$ .

When operating in Burst Mode operation for light load currents, the current through the  $V_{IN(EN)}$  resistor network can easily be greater than the supply current consumed by the LT8610. Therefore, the  $V_{IN(EN)}$  resistors should be large to minimize their effect on efficiency at low loads.

#### INTV<sub>CC</sub> Regulator

An internal low dropout (LDO) regulator produces the 3.4V supply from V<sub>IN</sub> that powers the drivers and the internal bias circuitry. The INTV<sub>CC</sub> can supply enough current for the LT8610's circuitry and must be bypassed to ground with a minimum of 1µF ceramic capacitor. Good bypassing is necessary to supply the high transient currents required by the power MOSFET gate drivers. To improve efficiency the internal LDO can also draw current from the BIAS pin when the BIAS pin is at 3.1V or higher. Typically the BIAS pin can be tied to the output of the LT8610, or can be tied to an external supply of 3.3V or above. If BIAS is connected to a supply other than  $V_{OUT}$ , be sure to bypass with a local ceramic capacitor. If the BIAS pin is below 3.0V, the internal LDO will consume current from  $V_{IN}$ . Applications with high input voltage and high switching frequency where the internal LDO pulls current from V<sub>IN</sub> will increase die temperature because of the higher power dissipation across the LDO. Do not connect an external load to the INTV<sub>CC</sub> pin.

## **Output Voltage Tracking and Soft-Start**

The LT8610 allows the user to program its output voltage ramp rate by means of the TR/SS pin. An internal 2.2 $\mu$ A pulls up the TR/SS pin to INTV<sub>CC</sub>. Putting an external capacitor on TR/SS enables soft starting the output to prevent current surge on the input supply. During the soft-start ramp the output voltage will proportionally track the TR/SS pin voltage. For output tracking applications, TR/SS can be externally driven by another voltage source. From 0V to 0.97V, the TR/SS voltage will override the internal 0.97V reference input to the error amplifier, thus regulating the FB pin voltage to that of TR/SS pin. When TR/SS is above 0.97V, tracking is disabled and the feedback voltage will regulate to the internal reference voltage. The TR/SS pin may be left floating if the function is not needed.

An active pull-down circuit is connected to the TR/SS pin which will discharge the external soft-start capacitor in the case of fault conditions and restart the ramp when the faults are cleared. Fault conditions that clear the soft-start capacitor are the EN/UV pin transitioning low,  $V_{IN}$  voltage falling too low, or thermal shutdown.

#### **Output Power Good**

When the LT8610's output voltage is within the  $\pm 9\%$  window of the regulation point, which is a  $V_{FB}$  voltage in the range of 0.883V to 1.057V (typical), the output voltage is considered good and the open-drain PG pin goes high impedance and is typically pulled high with an external resistor. Otherwise, the internal pull-down device will pull the PG pin low. To prevent glitching both the upper and lower thresholds include 1.3% of hysteresis.

The PG pin is also actively pulled low during several fault conditions: EN/UV pin is below 1V, INTV $_{CC}$  has fallen too low, V $_{IN}$  is too low, or thermal shutdown.

### Synchronization

To select low ripple Burst Mode operation, tie the SYNC pin below 0.4V (this can be ground or a logic low output). To synchronize the LT8610 oscillator to an external frequency connect a square wave (with 20% to 80% duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.4V and peaks above 2.4V (up to 6V).

The LT8610 will not enter Burst Mode operation at low output loads while synchronized to an external clock, but instead will pulse skip to maintain regulation. The LT8610 may be synchronized over a 200kHz to 2.2MHz range. The R<sub>T</sub> resistor should be chosen to set the LT8610 switching frequency equal to or below the lowest synchronization input. For example, if the synchronization signal will be 500kHz and higher, the R<sub>T</sub> should be selected for 500kHz. The slope compensation is set by the R<sub>T</sub> value, while the minimum slope compensation required to avoid subharmonic oscillations is established by the inductor size, input voltage, and output voltage. Since the synchronization frequency will not change the slopes of the inductor current waveform, if the inductor is large enough to avoid subharmonic oscillations at the frequency set by R<sub>T</sub>, then the slope compensation will be sufficient for all synchronization frequencies.

For some applications it is desirable for the LT8610 to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. First is the clock stays awake at all times and all switching cycles are aligned to the clock. Second is that full switching frequency is reached at lower output load than in Burst Mode operation. These

two differences come at the expense of increased quiescent current. To enable pulse-skipping mode, the SYNC pin is tied high either to a logic output or to the INTVCC pin.

The LT8610 does not operate in forced continuous mode regardless of SYNC signal. Never leave the SYNC pin floating.

## **Shorted and Reversed Input Protection**

The LT8610 will tolerate a shorted output. Several features are used for protection during output short-circuit and brownout conditions. The first is the switching frequency will be folded back while the output is lower than the set point to maintain inductor current control. Second, the bottom switch current is monitored such that if inductor current is beyond safe levels switching of the top switch will be delayed until such time as the inductor current falls to safe levels.

Frequency foldback behavior depends on the state of the SYNC pin: If the SYNC pin is low the switching frequency will slow while the output voltage is lower than the programmed level. If the SYNC pin is connected to a clock source or tied high, the LT8610 will stay at the programmed frequency without foldback and only slow switching if the inductor current exceeds safe levels.

There is another situation to consider in systems where the output will be held high when the input to the LT8610 is absent. This may occur in battery charging applications or in battery-backup systems where a battery or some other supply is diode ORed with the LT8610's output. If the V<sub>IN</sub> pin is allowed to float and the EN pin is held high (either by a logic signal or because it is tied to V<sub>IN</sub>), then the LT8610's internal circuitry will pull its quiescent current through its SW pin. This is acceptable if the system can tolerate several µA in this state. If the EN pin is grounded the SW pin current will drop to near 1µA. However, if the V<sub>IN</sub> pin is grounded while the output is held high, regardless of EN, parasitic body diodes inside the LT8610 can pull current from the output through the SW pin and the  $V_{IN}$  pin. Figure 3 shows a connection of the  $V_{IN}$  and EN/UV pins that will allow the LT8610 to run only when the input voltage is present and that protects against a shorted or reversed input.




Figure 3. Reverse V<sub>IN</sub> Protection

#### **PCB Layout**

For proper operation and minimum EMI, care must be taken during printed circuit board layout. Figure 4 shows the recommended component placement with trace, ground plane and via locations. Note that large, switched currents flow in the LT8610's V<sub>IN</sub> pins, PGND pins, and the input capacitor (C1). The loop formed by the input capacitor should be as small as possible by placing the capacitor adjacent to the V<sub>IN</sub> and PGND pins. When using a physically large input capacitor the resulting loop may become too large in which case using a small case/value capacitor placed close to the V<sub>IN</sub> and PGND pins plus a larger capacitor further away is preferred. These components, along with the inductor and output capacitor, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer. The SW and BOOST nodes should be as small as possible. Finally, keep the FB and RT nodes small so that the ground traces will shield them from the SW and BOOST nodes. The exposed pad on the bottom of the package must be soldered to ground so that the pad is connected to ground electrically and also acts as a heat sink thermally. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the LT8610 to additional ground planes within the circuit board and on the bottom side.

## **High Temperature Considerations**

For higher ambient temperatures, care should be taken in the layout of the PCB to ensure good heat sinking of the LT8610. The exposed pad on the bottom of the package





Figure 4. Recommended PCB Layout for the LT8610


must be soldered to a ground plane. This ground should be tied to large copper layers below with thermal vias; these layers will spread heat dissipated by the LT8610. Placing additional vias can reduce thermal resistance further. The maximum load current should be derated as the ambient temperature approaches the maximum junction rating. Power dissipation within the LT8610 can be estimated by calculating the total power loss from an efficiency measurement and subtracting the inductor loss. The die temperature is calculated by multiplying the LT8610 power dissipation by the thermal resistance from junction to ambient. The LT8610 will stop switching and indicate a fault condition if safe junction temperature is exceeded.

# TYPICAL APPLICATIONS


#### **5V Step-Down Converter**




#### 3.3V Step-Down Converter



#### **5V Step-Down Converter**



#### 3.3V Step-Down Converter




# TYPICAL APPLICATIONS


### 12V Step-Down Converter

#### V<sub>IN</sub> 12.5V TO 42V 0.1µF . 10μΗ SW LT8610 47μF 2.5A SYNC BIAS TR/SS POWER GOOD 1M 10pF PGND GND RT **\$**88.7k f<sub>SW</sub> = 1MHz


#### 1.8V Step-Down Converter



#### 1.8V 2MHz Step-Down Converter




#### **Ultralow EMI 5V 2.5A Step-Down Converter**



## PACKAGE DESCRIPTION

#### MSE Package 16-Lead Plastic MSOP, Exposed Die Pad

(Reference LTC DWG # 05-08-1667 Rev F)




- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
  INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
- 6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHÁLL NOT EXCEED 0.254mm (.010") PER SIDE.

# **REVISION HISTORY**


REV	DATE	DESCRIPTION	PAGE NUMBER
Α	10/13	Added H-grade version ABS Max table, Order Information.	2
		Clarified Feedback Voltage specification to 150°C.	2
		Clarified 3.3V and 5V Efficiency graphs.	4
		Clarified RT Programmed Switching Frequency graph.	7
В	02/21	Added AEC-Q100 statement.	1
		Added #W models.	2

## TYPICAL APPLICATION

#### 3.3V and 1.8V with Ratio Tracking



## Ultralow $I_Q$ 2.5V, 3.3V Step-Down with LDO



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT8611	42V, 2.5A, 96% Efficiency, 2.2MHz Synchronous Micropower Step-Down DC/DC Converter with $I_Q=2.5\mu A$ and Input/Output Current Limit/Monitor	$V_{IN}$ : 3.4V to 42V, $V_{OUT(MIN)}$ = 0.97V, $I_Q$ = 2.5μA, $I_{SD}$ < 1μA, 3mm × 5mm QFN-24 Package
LT3690	36V with 60V Transient Protection, 4A, 92% Efficiency, 1.5MHz Synchronous Micropower Step-Down DC/DC Converter with $I_Q = 70\mu A$	$V_{IN}$ : 3.9V to 36V, $V_{OUT(MIN)}$ = 0.985V, $I_Q$ = 70 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, 4mm × 6mm QFN-26 Package
LT3971	38V, 1.2A, 2.2MHz High Efficiency Micropower Step-Down DC/DC Converter with $I_{Q}=2.8\mu A$	$V_{IN}\!\!:4.2V$ to 38V, $V_{OUT(MIN)}$ = 1.21V, $I_Q$ = 2.8 $\mu A,$ $I_{SD}$ < 1 $\mu A,$ 3mm $\times$ 3mm DFN-10 and MSOP-10E Packages
LT3991	55V, 1.2A, 2.2MHz High Efficiency Micropower Step-Down DC/DC Converter with $I_Q=2.8\mu\text{A}$	$V_{IN}\!\!:4.2V$ to 55V, $V_{OUT(MIN)}$ = 1.21V, $I_Q$ = 2.8 $\mu A,$ $I_{SD}$ < 1 $\mu A,$ 3mm $\times$ 3mm DFN-10 and MSOP-10E Packages
LT3970	40V, 350mA, 2.2MHz High Efficiency Micropower Step-Down DC/DC Converter with $I_Q=2.5\mu A$	$V_{IN}\!\!: 4.2V$ to 40V, $V_{OUT(MIN)}$ = 1.21V, $I_Q$ = 2.5 $\mu A$ , $I_{SD}$ < 1 $\mu A$ , 3mm × 2mm DFN-10 and MSOP-10 Packages
LT3990	62V, 350mA, 2.2MHz High Efficiency MicroPower Step-Down DC/DC Converter with $I_Q=2.5\mu A$	$V_{IN}\!\!: 4.2V$ to 62V, $V_{OUT(MIN)}$ = 1.21V, $I_Q$ = 2.5 $\mu A$ , $I_{SD}$ < 1 $\mu A$ , 3mm $\times$ 3mm DFN-10 and MSOP-6E Packages
LT3480	36V with Transient Protection to 60V, 2A (I <sub>OUT</sub> ), 2.4MHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation	$V_{IN}\!\!: 3.6V$ to 36V, Transient to 60V, $V_{OUT(MIN)}$ = 0.78V, $I_Q$ = 70µA, $I_{SD}$ < 1µA, 3mm × 3mm DFN-10 and MSOP-10E Packages
LT3980	58V with Transient Protection to 80V, 2A (I <sub>OUT</sub> ), 2.4MHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation	$V_{IN}\!\!: 3.6V$ to 58V, Transient to 80V, $V_{OUT(MIN)}$ = 0.78V, $I_Q$ = 85µA, $I_{SD}$ < 1µA, 3mm $\times$ 4mm DFN-16 and MSOP-16E Packages