

LP62S1664C Series

64K X 16 BIT LOW VOLTAGE CMOS SRAM

Features

Operating voltage: 2.7V to 3.6VAccess times: 45/55/70 ns (max.)

■ Current:

LP62S1664C-45 series: Operating: 50mA (max.)

Standby: 5µA (max.)

LP62S1664C-55 series: Operating: 50mA (max.) Standby: $5\mu A$ (max.)

LP62S1664C-70 series: Operating: 40mA (max.)

Standby: 5µA (max.)

■ Extended operating temperature range : -40°C to 85°C for -LLI series

■ Full static operation, no clock or refreshing required

■ All inputs and outputs are directly TTL-compatible

■ Common I/O using three-state output

■ Data retention voltage: 2V (min.)

Available in 44-pin TSOP and 48-ball Mini BGA (6X8) packages.

General Description

The LP62S1664C is a low operating current 1,048,576-bit static random access memory organized as 65,536 words by 16 bits and operates on low power supply voltage from 2.7V to 3.6V. It is built using AMIC's high performance CMOS process.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

The chip enable input is provided for POWER-DOWN, device enable. Two byte enable inputs and an output enable input are included for easy interfacing.

Data retention is guaranteed at a power supply voltage as low as 2V.


Product Family

Product	Product Operating VCC .		Powe	Package			
Family	Temperature	Range	Speed	Data Retention (Iccdr, Typ.)	Standby (Is _{B1} , Typ.)	Operating (Icc2, Typ.)	Type
LP62S1664C	-40°C ~ +85°C	2.7V~3.6V	45ns / 55ns / 70ns	0.2μΑ	0.3μΑ	3mA	44L TSOP 48B MBGA

^{1.} Typical values are measured at VCC = 3.0V, T_A = 25°C and not 100% tested.

Pin Configuration

■ TSOP (Type II)



■ Mini BGA (6X8) Top View


	1	2	3	4	5	6
Α	ĹΒ	ŌE	A0	A1	A2	NC
В	I/O ₈	HB	A3	A4	cs	I/O ₀
С	I/O ₉	I/O ₁₀	A5	A6	I/O ₁	I/O ₂
D	VSS	I/O ₁₁	NC	A7	I/O ₃	VCC
Е	VCC	I/O ₁₂	NC	NC	I/O ₄	VSS
F	I/O ₁₄	I/O ₁₃	A14	A15	I/O ₅	I/O ₆
G	I/O ₁₅	NC	A12	A13	WE	I/O ₇
Н	NC	A8	A9	A10	A11	NC

LP62S1664CU

^{2.} Data retention current VCC = 2.0V.



Block Diagram





Pin Description - TSOP

Pin No.	Symbol	Description
1 - 5, 18 - 21, 24 - 27,42 - 44	A0 - A15	Address Inputs
6	CE	Chip Enable Input
7 - 10, 13 - 16, 29 - 32, 35 - 38	I/O ₀ - I/O ₁₅	Data Input/Outputs
17	WE	Write Enable Input
39	LB	Byte Enable Input (I/O ₀ to I/O ₇)
40	HB	Byte Enable Input (I/O ₈ to I/O ₁₅)
41	ŌĒ	Output Enable Input
11, 33	VCC	Power
12, 34	GND	Ground
22 , 23, 28	NC	No Connection

Recommended DC Operating Conditions

 $(T_A = -25$ °C to + 85°C for -LLT or -40°C to 85°C for -LLI)

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	2.7	3.0	3.6	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2	-	VCC + 0.3	V
VIL	Input Low Voltage	-0.3	-	+0.6	V
CL	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-



Absolute Maximum Ratings*

VCC to GND	0.5V to +4.6V
IN, IN/OUT Volt to GND0.	5V to VCC + 0.5V
Operating Temperature, Topr	40°C to +85°C
Storage Temperature, Tstg	55°C to +125°C
Power Dissipation, Pt	0.7W
Soldering Temp. & Time	260°C, 10 sec

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

 $(T_A = -25$ °C to + 85°C for -LLT or -40°C to + 85°C for -LLI, VCC = 2.7V to 3.6V, GND = 0V)

Symbol	Parameter		1664C- T/LLI		1664C- T/LLI	LP62S1664C- 70LLT/LLI				Unit	Conditions
		Min.	Max.	Min.	Max.	Min.	Max.				
161	Input Leakage Current	-	1	1	1	-	1	μΑ	Vin = GND to VCC		
	Output Leakage Current	-	1	1	1	-	1	μΑ	$\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{LB} = \overline{HB} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ $V_{IVO} = \overline{GND} \text{ to VCC}$		
lcc	Active Power Supply Current	-	5	1	5	-	5	mA	CE = VIL, II/O = 0mA		
lcc1	Dynamic Operating	-	50	-	50	-	40	mA	Min. Cycle, Duty = 100% $\overline{CE} = V_{IL}, I_{I/O} = 0mA$		
lcc2	Operating Current	-	5	-	5	-	5	mA	CE = VIL, VIH = VCC, VIL = 0V, f = 1MHz, Ivo = 0 mA		
lsв	Charadhy Dayyar	-	0.3	-	0.3	-	0.3	mA	CE = VIH		
ISB1	Standby Power Supply Current	-	5	-	5	-	5	μА	$\overline{CE} \ge VCC - 0.2V$ $Vin \ge 0V$		
Vol	Output Low Voltage	-	0.4	1	0.4	-	0.4	V	loL = 2.1mA		
Vон	Output High Voltage	2.2	-	2.2	-	2.2	-	V	loн = -1.0mA		



Truth Table

CE	ŌĒ	WE	LB	HB	I/O ₀ to I/O ₇ Mode	I/O ₈ to I/O ₁₅ Mode	VCC Current
Н	Х	Х	Х	Х	Not selected	Not selected	lsв1, lsв
			L	L	Read	Read	lcc1, lcc2, lcc
L	L	Н	L	Н	Read	Read High - Z	
			Н	L	High - Z	Read	lcc1, lcc2, lcc
			L	L	Write	Write	lcc1, lcc2, lcc
L	Х	L	L	Н	Write	Not Write/Hi - Z	lcc1, lcc2, lcc
			Н	L	Not Write/Hi - Z	Write	lcc1, lcc2, lcc
	1.1		L	Х	High - Z	High - Z	lcc1, lcc2, lcc
L	Н	Н	Х	L	High - Z	High - Z	lcc1, lcc2, lcc
Х	Х	Х	Н	Н	Not selected	Not selected	Isb1, Isb

Note: X = H or L

Capacitance (T_A = 25° C, f = 1.0MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Cin*	Input Capacitance	-	6	pF	Vin = 0V
Cı/o*	Input/Output Capacitance	-	8	pF	Vvo = 0V

^{*} These parameters are sampled and not 100% tested.



AC Characteristics (TA = -25° C to $+85^{\circ}$ C for -LLT or -40° C to $+85^{\circ}$ C for -LLI, VCC = 2.7V to 3.6V)


Symbol	Parameter		1664C- .T/LLI		1664C- T/LLI		1664C- T/LLI	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycl	e							
trc	Read Cycle Time	45	-	55	-	70	-	ns
taa	Address Access Time	-	45	-	55	-	70	ns
tace	Chip Enable Access Time	-	45	-	55	-	70	ns
tве	Byte Enable Access Time	-	45	-	55	-	70	ns
toe	Output Enable to Output Valid	-	20	-	30	-	35	ns
tcLz	Chip Enable to Output in Low Z	5	-	10	-	10	-	ns
tвLz	Byte Enable to Output in Low Z	5	-	5	-	5	-	ns
toLz	Output Enable to Output in Low Z	5	-	5	-	5	-	ns
tснz	Chip Disable to Output in High Z	-	15	-	20	-	25	ns
tвнz	Byte Disable to Output in High Z	-	15	-	20	-	25	ns
tонz	Output Disable to Output in High Z	-	15	-	20	-	25	ns
toн	Output Hold from Address Change	5	-	5	-	10	-	ns
Write Cycle	е							
twc	Write Cycle Time	45	-	55	-	70	-	ns
tcw	Chip Enable to End of Write	35	-	50	-	60	-	ns
tвw	Byte Enable to End of Write	35	-	50	-	60	-	ns
tas	Address Setup Time	0	-	0	-	0	-	ns
taw	Address Valid to End of Write	35	-	50	-	60	-	ns
twp	Write Pulse Width	35	-	40	-	50	-	ns
twr	Write Recovery Time	0	-	0	-	0	-	ns
twnz	Write to Output in High Z	-	20	-	25	-	30	ns
tow	Data to Write Time Overlap	20	-	25	-	30	-	ns
tон	Data Hold from Write Time	0	-	0	-	0	-	ns
tow	Output Active from End of Write	5	-	5	-	5	-	ns

Note: tchz, tbhz and tohz and twhz are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.




Timing Waveforms

Read Cycle 1^(1, 2, 4)



Read Cycle 2^(1, 2, 3)




- Notes: 1. $\overline{\text{WE}}$ is high for Read Cycle.
 - 2. Device is continuously enabled $\overline{CE} = V_{IL}$, $\overline{HB} = V_{IL}$ and, or $\overline{LB} = V_{IL}$.
 - 3. Address valid prior to or coincident with \overline{CE} and $(\overline{HB}$ and, or \overline{LB}) transition low.
 - 4. $\overline{OE} = VIL$.
 - 5. Transition is measured ± 500 mV from steady state. This parameter is sampled and not 100% tested.




Timing Waveforms (continued)

Write Cycle 1 (Write Enable Controlled)




Write Cycle 2 (Chip Enable Controlled)





Timing Waveforms (continued)

Write Cycle 3 (Byte Enable Controlled)



Notes: 1. tas is measured from the address valid to the beginning of Write.

- 2. A Write occurs during the overlap (twp, tbw) of a low \overline{CE} , \overline{WE} and (\overline{HB} and, or \overline{LB}).
- 3. twn is measured from the earliest of \overline{CE} or \overline{WE} or (\overline{HB}) and, or \overline{LB} going high to the end of the Write cycle.
- 4. OE level is high or low.
- 5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.



AC Test Conditions

Input Pulse Levels	0V to 2.4V
Input Rise And Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load for tclz, tolz, tchz, tohz, twhz, and tow


Data Retention Characteristics (T_A = -25° C to 85° C for -LLT or -40° C to 85° C for -LLI)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Vdr	VCC for Data Retention	2.0	3.6	V	CE ≥ VCC - 0.2V
Iccdr	Data Retention Current	-	3*	μА	
tcdr	Chip Disable to Data Retention Time	0	-	ns	
tr	Operation Recovery Time		-	ns	See Retention Waveform
tvr	VCC Rise Time from Data Retention Voltage to Operating Voltage	5	-	ms	

^{*} LP62S1664C-45/55/70(LLT/LLI) lccpr: max. $1\mu A$ at $T_A = 0^{\circ}C$ to + $40^{\circ}C$



Low VCC Data Retention Waveform





Ordering Information

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (μΑ)	Package
LP62S1664CV-45LLIF	45	50	-	44L Pb-Free TSOP
LP62S1664CU-45LLIF	45	50	5	48B Pb-Free Mini BGA
LP62S1664CV-55LLT				44L TSOP
LP62S1664CV-55LLTF				44L Pb-Free TSOP
LP62S1664CV-55LLI				44L TSOP
LP62S1664CV-55LLIF	55	50	5	44L Pb-Free TSOP
LP62S1664CU-55LLT	90	50	, and the second	48B Mini BGA
LP62S1664CU-55LLTF				48B Pb-Free Mini BGA
LP62S1664CU-55LLI				48B Mini BGA
LP62S1664CU-55LLIF				48B Pb-Free Mini BGA
LP62S1664CV-70LLT				44L TSOP
LP62S1664CV-70LLTF				44L Pb-Free TSOP
LP62S1664CV-70LLI				44L TSOP
LP62S1664CV-70LLIF	70	40	5	44L Pb-Free TSOP
LP62S1664CU-70LLT				48B Mini BGA
LP62S1664CU-70LLTF				48B Pb-Free Mini BGA
LP62S1664CU-70LLI				48B Mini BGA
LP62S1664CU-70LLIF				48B Pb-Free Mini BGA


LLT : for -25°C \sim 85°C LLI : for -40°C \sim 85°C



Package Information

TSOP 44L (Type II) Outline Dimensions

unit: inches/mm



	Dimensions in inches			Dimensions in mm		
Symbol	Min	Nom	Max	Min	Nom	Max
Α	-	-	0.047	-	-	1.20
A1	0.002	-	0.006	0.05	-	0.15
A2	0.037	0.039	0.041	0.95	1.00	1.05
b	0.012	-	0.018	0.30	-	0.45
С	0.005	-	0.008	0.12	-	0.21
D	0.720	0.725	0.730	18.28	18.41	18.54
ZD	0.032 REF			0.805 REF		
Е	0.455	0.463	0.471	11.56	11.76	11.96
E1	0.395	0.400	0.405	10.03	10.16	10.29
L	0.019	0.023	0.027	0.49	0.59	0.69
L ₁	0.031 REF			0.80 REF		
е	0.031 BSC			0.80 BSC		
у	-	-	0.004	-	-	0.10
θ	0°	-	5°	0°	-	5°

Notes:


- 1. The maximum value of dimension D includes end flash.
- 2. Dimension E₁ does not include resin fins.
- 3. Dimension ZD includes end flash.

unit: millimeter(mm)



Package Information

Mini BGA 6X8 (48 BALLS) Outline Dimensions



Symbol	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	7.90	8.00	8.10
C1	-	5.25	-
D	0.30	0.35	0.40
Е	1.00	1.10	1.20
E1	-	0.36	-
E2	-	0.25	-