Contents L99PM72PXP

Contents

1	Bloc	k diagra	am and pin description	10
2	Deta	iled des	scription	13
	2.1	Voltage	e regulators	13
		2.1.1	Voltage regulator: V ₁	13
		2.1.2	Voltage regulator: V ₂	13
		2.1.3	Increased output current capability for voltage regulator $V_2 \ldots$	14
		2.1.4	Voltage regulator failure	16
		2.1.5	Voltage regulator behavior	17
	2.2	Operat	ing modes	17
		2.2.1	Active Mode	17
		2.2.2	Flash Mode	17
		2.2.3	SW-Debug Mode	18
		2.2.4	V _{1_standby} mode	18
		2.2.5	Interrupt	19
		2.2.6	V _{Bat_standby} mode	20
		2.2.7	Wake up from Standby Modes	20
		2.2.8	Wake up inputs	21
		2.2.9	Cyclic contact supply	22
		2.2.10	Timer interrupt / wake-up of microcontroller by timer	22
	2.3	Function	onal overview (truth table)	22
	2.4	Configu	urable window watchdog	24
		2.4.1	Change watchdog timing	26
	2.5	Fail Sa	fe Mode	28
		2.5.1	Single failures	28
		2.5.2	Multiple failures – entering forced V _{Bat_standby} Mode	30
	2.6	Reset	output (NRESET)	31
	2.7	Operat	ional amplifiers	31
	2.8	•	s Interface	
		2.8.1	Error handling	
		2.8.2	Wake up (from LIN)	
		2.8.3	LIN Pull-Up	
	2.9		peed CAN bus transceiver	



		2.9.1	CAN transceiver operating modes	35
		2.9.2	Sequence for enabling selective wakeup	37
		2.9.3	CAN error handling	37
		2.9.4	Wake up by CAN	38
		2.9.5	CAN receive only mode	
		2.9.6	CAN looping mode	
	2.10	Serial I	Peripheral Interface (ST SPI Standard 3.0)	40
3	Prote	ection a	nd diagnosis	42
	3.1	Power	supply fail	42
		3.1.1	V _S overvoltage	42
		3.1.2	V _S undervoltage	42
	3.2	Tempe	rature warning and thermal shut-down	44
	3.3	High si	ide driver outputs	45
	3.4	Low sid	de driver outputs REL1, REL2	46
	3.5	SPI dia	agnosis	47
4	Туріс	cal appl	ication	48
5	Elect	trical sp	pecifications	49
	5.1	Absolu	ite maximum ratings	49
	5.2	ESD pr	rotection	50
	5.3	Therma	al data	50
	5.4	Packac	ge and PCB thermal data	52
		5.4.1	PowerSSO-36 thermal data	
	5.5	Electric	cal characteristics	55
		5.5.1	Supply and supply monitoring	55
		5.5.2	Oscillator	56
		5.5.3	Power-on reset (V _S)	56
		5.5.5	(0)	
		5.5.4	Voltage regulator V ₁	56
			. 5,	
		5.5.4	Voltage regulator V ₁	57
		5.5.4 5.5.5	Voltage regulator V ₂	57 58
		5.5.4 5.5.5 5.5.6	Voltage regulator V ₁ Voltage regulator V ₂ Reset output	57 58 58
		5.5.4 5.5.5 5.5.6 5.5.7	Voltage regulator V ₁ Voltage regulator V ₂ Reset output Watchdog	57 58 58
		5.5.4 5.5.5 5.5.6 5.5.7 5.5.8	Voltage regulator V ₁ Voltage regulator V ₂ Reset output Watchdog High side outputs	57 58 58 60



Contents L99PM72PXP

		5.5.11	High speed CAN transceiver	62
		5.5.12	LIN transceiver	66
		5.5.13	Operational amplifier	69
		5.5.14	SPI	70
		5.5.15	Inputs TxDC and TxDL for Flash Mode	72
6	ST S	PI		76
	6.1	SPI cor	nmunication flow	76
		6.1.1	General description	76
		6.1.2	Operating code definition	77
		6.1.3	Global Status Register	77
		6.1.4	Configuration register	77
		6.1.5	Address mapping	79
		6.1.6	Write operation	79
		6.1.7	Format of data shifted out at SDO during Write cycle	80
		6.1.8	Read operation	81
		6.1.9	Format of data shifted out at SDO during Read cycle	82
		6.1.10	Read and Clear Status Operation	83
		6.1.11	Read device information	84
	6.2	SPI reg	isters	86
		6.2.1	Overview command byte	86
		6.2.2	Overview control register	87
			0	
		6.2.3	Control Register 1	91
		6.2.3 6.2.4	Control Register 1	
				95
		6.2.4	Control Register 2	95 96
		6.2.4 6.2.5	Control Register 2	95 96 98
		6.2.4 6.2.5 6.2.6	Control Register 2	95 96 98 100
		6.2.4 6.2.5 6.2.6 6.2.7	Control Register 2 Control Register 3 Control Register 4 Control Register 5	95 96 98 100
		6.2.4 6.2.5 6.2.6 6.2.7 6.2.8	Control Register 2 Control Register 3 Control Register 4 Control Register 5 Control Register 6	95 96 98 100 102
		6.2.4 6.2.5 6.2.6 6.2.7 6.2.8 6.2.9	Control Register 2 Control Register 3 Control Register 4 Control Register 5 Control Register 6 Control Register 7	95 96 100 102 104
		6.2.4 6.2.5 6.2.6 6.2.7 6.2.8 6.2.9 6.2.10	Control Register 2 Control Register 3 Control Register 4 Control Register 5 Control Register 6 Control Register 7 Control Register 8	9596100102104105
		6.2.4 6.2.5 6.2.6 6.2.7 6.2.8 6.2.9 6.2.10 6.2.11	Control Register 2 Control Register 3 Control Register 4 Control Register 5 Control Register 6 Control Register 7 Control Register 8 Control Register 9	95 98 100 102 104 105 106
		6.2.4 6.2.5 6.2.6 6.2.7 6.2.8 6.2.9 6.2.10 6.2.11 6.2.12	Control Register 2 Control Register 3 Control Register 4 Control Register 5 Control Register 6 Control Register 7 Control Register 8 Control Register 9 Control Register 10	9596100102105106107
		6.2.4 6.2.5 6.2.6 6.2.7 6.2.8 6.2.9 6.2.10 6.2.11 6.2.12 6.2.13	Control Register 2 Control Register 3 Control Register 4 Control Register 5 Control Register 6 Control Register 7 Control Register 8 Control Register 9 Control Register 10 Control Register 11	9596100102105106107107
		6.2.4 6.2.5 6.2.6 6.2.7 6.2.8 6.2.9 6.2.10 6.2.11 6.2.12 6.2.13 6.2.14	Control Register 2 Control Register 3 Control Register 4 Control Register 5 Control Register 6 Control Register 7 Control Register 8 Control Register 9 Control Register 10 Control Register 11 Control Register 12	9596100104105106107107
		6.2.4 6.2.5 6.2.6 6.2.7 6.2.8 6.2.9 6.2.10 6.2.11 6.2.12 6.2.13 6.2.14 6.2.15	Control Register 2 Control Register 3 Control Register 4 Control Register 5 Control Register 6 Control Register 7 Control Register 8 Control Register 9 Control Register 10 Control Register 11 Control Register 12 Control Register 13	9596100102105106107107108

8	Revis	sion his	tory	7
	7.2	PowerS	SSO-36 mechanical data125	5
	7.1	ECOPA	.CK [®] 125	5
7	Pack	•	ormation	
		6.2.27	Status Register 5	1
		6.2.26	Status Register 4	
		6.2.25	Status Register 3)
		6.2.24	Status Register 2	9
		6.2.23	Status Register 1	7
		6.2.22	Global status register	3
		6.2.21	Overview status register115	5
		6.2.20	Control Register 35	4
		6.2.19	Control Register 34	3
		6.2.18	Control Register 16	1

Contents

List of tables L99PM72PXP

List of tables

Table 1.	Device summary	
Table 2.	Pin definitions and functions	11
Table 3.	CAN wake-up signalization	19
Table 4.	Wake up from Standby Modes	20
Table 5.	Functional overview (truth table)	22
Table 6.	Fail-Safe conditions and exit modes	29
Table 7.	Persisting fail safe conditions and exit modes	31
Table 8.	PWM configuration for high-side outputs	45
Table 9.	Absolute maximum ratings	49
Table 10.	ESD protection	
Table 11.	Operating junction temperature	
Table 12.	Temperature warning and thermal shutdown	
Table 13.	Thermal parameter	54
Table 14.	Supply and supply monitoring	55
Table 15.	Oscillator	56
Table 16.	Power-on reset (V_S)	56
Table 17.	Voltage regulator V ₁	56
Table 18.	Voltage regulator V ₂	57
Table 19.	Reset output	58
Table 20.	Watchdog	58
Table 21.	Output (OUT_HS)	60
Table 22.	Outputs (OUT14)	61
Table 23.	Relay drivers	61
Table 24.	Wake-up inputs	62
Table 25.	CAN communication operating range	62
Table 26.	CAN transmit data input: pin TxDC	62
Table 27.	CAN receive data output: pin RxDC	63
Table 28.	CAN transmitter and receiver: pins CANH and CANL	63
Table 29.	CAN transceiver timing	
Table 30.	LIN transmit data input: pin TxD	66
Table 31.	LIN receive data output: pin RxD	66
Table 32.	LIN transmitter and receiver: pin LIN	66
Table 33.	LIN transceiver timing	
Table 34.	LIN pull-up: pin LINPU	68
Table 35.	Operational amplifier	
Table 36.	Input: CSN	
Table 37.	Inputs: CLK, DI	
Table 38.	DI timing	70
Table 39.	Output: DO	
Table 40.	DO timing	
Table 41.	CSN timing	
Table 42.	RXDL/NINT, RXDC/NINT timing	
Table 43.	Inputs: TxDC and TxDL for Flash Mode	72
Table 44.	Command Byte	
Table 45.	Operating code definition	77
Table 46.	Global status register	
Table 47.	Configuration register	77
Table 48.	Address mapping	79



Table 49.	Write command format: command byte	. 79
Table 50.	Write command format: data byte 1	. 80
Table 51.	Write command format: data byte 2	. 80
Table 52.	Format of data shifted out at SDO during write cycle: global status register	
Table 53.	Format of data shifted out at SDO during write cycle: data byte 1	. 80
Table 54.	Format of data shifted out at SDO during write cycle: data byte 2	
Table 55.	Read command format: command byte	
Table 56.	Read command format: data byte 1	
Table 57.	Read command format: data byte 2	. 81
Table 58.	Format of data shifted out at SDO during read cycle: global status register	
Table 59.	Format of data shifted out at SDO during read cycle: data byte 1	
Table 60.	Format of data shifted out at SDO during read cycle: data byte 2	. 82
Table 61.	Read and clear status command format: command byte	. 83
Table 62.	Read and clear status command format: data byte 1	
Table 63.	Read and clear status command format: data byte 2	. 83
Table 64.	Format of data shifted out at SDO during read and clear status: global status register	. 83
Table 65.	Format of data shifted out at SDO during read and clear status: data byte 1	
Table 66.	Format of data shifted out at SDO during read and clear status: data byte 2	
Table 67.	Read device information	
Table 68.	ID-header	
Table 69.	Family identifier	
Table 70.	Silicon version identifier	
Table 71.	SPI-frame-ID	
Table 72.	SPI register: command byte	
Table 73.	SPI register: mode selection	
Table 74.	SPI register: CTRL register selection	
Table 75.	SPI register: STAT register selection	
Table 76.	Overview of control register data bytes	
Table 77.	Control register 1: command and data bytes	
Table 78.	Control register 1, data bytes	
Table 79.	Control register 1, bits	
Table 80.	Control register 2: command and data bytes	
Table 81.	Control register 2, data bytes	
Table 82.	Control register 2, bits	
Table 83.	Control register 3: command and data bytes	
Table 84.	Control register 3, data bytes	
Table 85.	Control register 3, bits	
Table 86.	Control register 4: command and data bytes	
Table 87.	Control register 4, data bytes	
Table 88.	Control register 4, bits	
Table 89.	Control register 5: command and data bytes	
Table 90.	Control register 5, data bytes	
Table 91.	Control register 5, bits	
Table 92.	Control register 6: command and data bytes	
Table 93.	Control register 6, data bytes	
Table 94.	Control register 6, bits	
Table 95.	Control register 7: command and data bytes	
Table 96.	Control register 7, data bytes	
Table 97.	Control register 7, bits	
Table 98.	Control register 8: command and data bytes	
Table 99.	Control register 8, data bytes	
Table 100.	Control register 8, bits.	
		_



T 11 121		
Table 101.	Control register 9: command and data bytes	
Table 102.	Control register 9, data bytes	
Table 103.	Control register 9, bits	
Table 104.	Control register 10: command and data bytes	
Table 105.	Control register 10, data bytes	
Table 106.	Control register 10, bits	
Table 107.	Control register 11: command and data bytes	
Table 108.	Control register 11, data bytes	
Table 109.	Control register 11, bits	
Table 110.	Control register 12: command and data bytes	
Table 111.	Control register 12, data bytes	
Table 112.	Control register 12, bits	
Table 113.	Control register 13: command and data bytes	
Table 114.	Control register 13, data bytes	
Table 115.	Control register 13, bits	
Table 116.	Control register 14: command and data bytes	
Table 117.	Control register 14, data bytes	
Table 118.	Control register 14, bits	
Table 119.	Control register 15: command and data bytes	
Table 120.	Control register 15, data bytes	
Table 121.	Control register 15, bits	
Table 122.	Control register 16: command and data bytes	
Table 123.	Control register 16, data bytes	
Table 124.	Control register 16, bits	
Table 125.	Control register 34: command and data bytes	
Table 126.	Control register 34, data bytes	
Table 127.	Control register 34, bits	
Table 128.	Control register 35: command and data bytes	
Table 129.	Control register 35, data bytes	
Table 130.	Control register 35, bits	
Table 131.	Overview of status register data bytes	
Table 132.	Global status register	
Table 133.	Status register 1: command and data bytes	
Table 134.	Control register 1, data bytes	
Table 135.	Status register 1, bits	
Table 136.	Status register 2: command and data bytes	
Table 137.	Control register 2, data bytes	
Table 138.	Status register 2, bits	
Table 139.	Status register 3: command and data bytes	
Table 140.	Control register 3, data bytes	
Table 141.	Status register 3, bits	
Table 142.	Status register 4: command and data bytes	
Table 143.	Control register 4, data bytes	
Table 144.	Status register 4, bits	
Table 145.	Status register 5: command and data bytes	
Table 146.	Control register 5, data bytes	
Table 147.	Status register 5, bits	
Table 148.	PowerSSO-36 mechanical data	
Table 140	Document revision history	197

8/128 Doc ID 023553 Rev 3

577

L99PM72PXP List of figures


List of figures

Figure 1.	Block diagram	
Figure 2.	Pin connection (top view)	12
Figure 3.	Voltage source with external PNP	
Figure 4.	Voltage source with external PNP and current limitation	14
Figure 5.	Voltage source with external NPN	
Figure 6.	Voltage source with external NPN and current limitation	15
Figure 7.	Voltage regulator behaviour and diagnosis during supply voltage ramp-up / ramp-down	
	conditions	17
Figure 8.	Sequence to enter and exit SW Debug Mode	18
Figure 9.	Main operating modes	
Figure 10.	Watchdog in normal operating mode (no errors)	25
Figure 11.	Watchdog with error conditions	26
Figure 12.	Watchdog in FLASH Mode	26
Figure 13.	Change watchdog timing within long open window	
Figure 14.	Change watchdog timing within window mode	27
Figure 15.	General procedure to change watchdog timing out of Fail safe mode	28
Figure 16.	Change watchdog timing out of Fail safe mode (Watchdog failure)	28
Figure 17.	Example: exit Fail-Safe mode from Watchdog failure	30
Figure 18.	Master node configuration using LIN_PU (optional)	
Figure 19.	Transceiver state diagram if selective wake-up is disabled (CR16 SW_EN = 0)	35
Figure 20.	CAN transceiver state diagram if selective wake-up is enabled (CR16 SW_EN = 1)	
Figure 21.	CAN wake up capabilities	
Figure 22.	Overvoltage and undervoltage protection and diagnosis	43
Figure 23.	Thermal shutdown protection and diagnosis	
Figure 24.	Phase shifted PWM	
Figure 25.	Typical application diagram	
Figure 26.	Thermal data of PowerSSO-36	
Figure 27.	PowerSSO-36 PC board	
Figure 28.	PowerSSO-36 thermal resistance junction to ambient vs PCB copper area (V_1 ON) \ldots	
Figure 29.	PowerSSO-36 thermal impedance junction to ambient vs PCB copper area (single pulse	
	with V ₁ ON)	
Figure 30.	PowerSSO-36 thermal fitting model (V ₁ ON)	
Figure 31.	Watchdog timing (long, early, late and safe window)	
Figure 32.	Watchdog early, late and safe windows	
Figure 33.	LIN transmit, receive timing	
Figure 34.	SPI - transfer timing diagram	
Figure 35.	SPI input timing	
Figure 36.	SPI output timing (part 1)	
Figure 37.	SPI CSN - output timing	
Figure 38.	SPI - CSN low to high transition and global status bit access	
Figure 39.	Read configuration register	
Figure 40.	Write configuration register	
Figure 41.	Format of data shifted out at SDO during write cycle	
Figure 42.	Format of data shifted out at SDO during read cycle	
Figure 43.	Format of data shifted out at SDO during read and clear status operation	
Figure 44.	PowerSSO-36 package dimensions	125



1 Block diagram and pin description

Figure 1. Block diagram



10/128 Doc ID 023553 Rev 3

Table 2. Pin definitions and functions

Pin	Symbol	Function		
1	AGND	Analog ground		
2	RxDC/NINT	RxDC -> CAN receive data output IINT -> indicates remote CAN wake-up events in Active Mode (transceiver in TRX_STBY; CAN_ACT = 0)		
3	TxDC	CAN transmit data Input		
4	CANH	CAN high level voltage I/O		
5	CANL	CAN low level voltage I/O		
6	N.C.	TBC		
7	CANSUP	CAN supply input; to allow external CAN supply from V_1 or V_2 regulator.		
8	NRESET	N_{reset} output to microcontroller; Internal pull-up of typ. 100 K Ω (reset state = LOW)		
9	V1	Voltage regulator 1 output: 5 V supply e.g. micro controller, CAN transceiver		
10	V2	Voltage regulator 2 output: 5 V supply for external loads (IR receiver, potentiometer, sensors) or CAN transceiver. V ₂ is protected against reverse supply.		
11	TxDL	LIN transmit data input		
12	RxDL/NINT	RxDL -> LIN receive data output NINT -> indicates local/remote wake-up events except CAN wake-up in Active Mode provides a programmable timer interrupt signal		
13	OP2+	Non inverting input of operational amplifier 2		
14	OP2-	Inverting input of operational amplifier 2		
15	OP2_OUT	Output of operational amplifier 2		
16	DI	SPI: serial data input		
17	DO	SPI: serial data output		
18	CLK	SPI: serial clock input		
19	CSN	SPI: chip select not input		
2022	WU13	Wake-up Inputs 13: Input pins for static or cyclic monitoring of external contacts		
23	OP1_OUT	Output of operational amplifier 1		
24	OP1-	Inverting input of operational amplifier 1		
25	OP1+	Non inverting input of operational amplifier 1		
26	OUT4	High side driver output (7Ω, typ)		
27	OUT3/FSO	Configurable as: - High-side driver output (7Ω, typ) - Fail safe output pin (default)		
28	OUT2	High side driver output (7Ω, typ)		
29	OUT1	High side driver output (7Ω, typ)		
30	OUT_HS	High side driver (1 Ω , typ)		




Doc ID 023553 Rev 3

Table 2. Pin definitions and functions (continued)

Pin	Symbol	Function		
31	V_S	Power supply voltage		
32	LINPU	High side driver output to switch off LIN master pull up resistor		
33	LIN	LIN bus line		
34	REL1	Low side driver output (2 Ω typ)		
35	REL2	Low side driver output (2 Ω typ)		
36	PGND	Power ground (REL1/2, LIN and CAN GND), to be connected to AGND externally		

Figure 2. Pin connection (top view)



Doc ID 023553 Rev 3

2 Detailed description

2.1 Voltage regulators

The L99PM72PXP contains two independent and fully protected low drop voltage regulators, which are designed for very fast transient response and do not require electrolytic output capacitors for stability.

The output voltage is stable with ceramic load capacitors ≥ 220 nF.

2.1.1 Voltage regulator: V₁

The V_1 voltage regulator provides 5 V supply voltage and up to 250 mA continuous load current and is mainly intended for supply of the system microcontroller. The V_1 regulator is embedded in the power management and Fail_safe functionality of the device and operates according to the selected operating mode.

It can be used to supply the internal HS CAN Transceiver via the CANSUP pin externally. In case of a short circuit condition on the CAN bus, the output current of the transmitter is limited to 100 mA and the transceiver is turned off in order to ensure continued supply of the microcontroller.

In addition the regulator V_1 drives the L99PM72PXP internal 5 V loads. The voltage regulator is protected against overload and overtemperature. An external reverse current protection has to be provided by the application circuitry to prevent the input capacitor from being discharged by negative transients or low input voltage. Current limitation of the regulator ensures fast charge of external bypass capacitors. The output voltage is stable for ceramic load capacitors \geq 220 nF.

If the device temperature exceeds the TSD1 threshold, all outputs (OUTx, RELx, V2, LIN) are deactivated except V_1 . Hence the micro controller has the possibility for interaction or error logging. In case of exceeding TSD2 threshold (TSD2 > TSD1), also V_1 is deactivated (see *Figure 23: Thermal shutdown protection and diagnosis*). A timer is started and the voltage regulator is deactivated for $t_{TSD} = 1$ sec. During this time, all other wakeup sources (CAN, LIN, WU1...3 and wake up of μ C by timer) are disabled. After 1 sec, the voltage regulator tries to restart automatically. If the restart fails 7 times, within one minute, without clearing and thermal shutdown condition still exists, the L99PM72PXP enters the Forced $V_{Bat_standby}$ Mode.

In case of short to GND at "V $_1$ " after initial turn on (V $_1$ < 2 V for t > t $_{V1~short}$) the L99PM72PXP enters the Forced V $_{Bat_standby}$ Mode. Reactivation (wake-up) of the device can be achieved with signals from CAN, LIN, WU1..3 or periodic wake by timer.

2.1.2 Voltage regulator: V₂

The voltage regulator V_2 can supply additional 5 V loads (e.g. logic components or the integrated HS CAN transceiver or external loads such as sensors or potentiometers. The maximum continuous load current is 100 mA. The regulator is protected against:

- Overload
- Overtemperature
- Short circuit (short to ground and battery supply voltage)
- Reverse biasing



2.1.3 Increased output current capability for voltage regulator V₂

For applications, which require high output currents, the output current capability of the regulator can be increased my means of the integrated operational amplifiers and an external pass transistor.

Figure 3. Voltage source with external PNP




Figure 4. Voltage source with external PNP and current limitation




Figure 3 shows a possible configuration with a PNP pass element using Voltage Regulator 2 to provide the voltage reference for the regulated output voltage V3.

The V_S operating range for this circuit is 5.5 V to 18 V. It is important respect the input common mode range specified for the operational amplifiers.

The output voltage V3 can be calculated using the following formula (for R3 = R4):

$$V_3 = \frac{V_2}{2} \cdot \frac{R_1 + R_2}{R_2} [V]$$

14/128 Doc ID 023553 Rev 3

The circuit in *Figure 4* provides additional current limitation using an additional PNP transistor and R6, which allows setting the current limit.

Figure 5. Voltage source with external NPN




Figure 6. Voltage source with external NPN and current limitation




Figure 5 shows a possible configuration with an NPN pass element using Voltage Regulator 2 to provide the voltage reference for the regulated output voltage V3. This circuit requires fewer components compared to the configuration in Figure 3 but has a limited V_S operating range (6 V to 18 V).

The output voltage V3 can be calculated using the following formula (for R3 = R4):

$$V_3 = \frac{V_2}{2} \cdot \frac{R_1 + R_2}{R_2} [V]$$

The circuit in *Figure 6* provides additional current limitation using an additional NPN transistor and R5 which allows setting the current limit.

Alternatively, Voltage Regulator 1 can be used to provide the 5 V reference for this topology. However, the additional current consumption through R3 and R4 has to be considered in $V_{1\ standbv}$ Mode.

2.1.4 Voltage regulator failure

The V_1 and V_2 regulator output voltages are monitored.

In case of a drop below the V_1 , V_2 - fail thresholds ($V_{1,2}$ < 2 V, typ for t > 2 μ s), the $V_{1,2}$ -fail bits are latched. The fail bits can be cleared by a dedicated SPI command.

Short to ground detection

If 4 ms after turn on of the regulator the $V_{1,2}$ voltage is below the $V_{1,2}$ fail thresholds, (independent for $V_{1,2}$), the L99PM72PXP identifies a short circuit condition at the related regulator output and the regulator are switched off.


In case of V_1 short to GND failure the device enters $V_{Bat_standby}$ mode automatically. Bits Forced VBAT TSD2/SHTV1 and V_{1_fail} were set.

In case of a V2 short to GND failure the V2 short and V2 fail bit is set.

If the output voltage of the corresponding regulator once exceeded the $V_{1,2_fail}$ thresholds the short to ground detection is disabled. If a short to ground condition occurs the regulator outputs switch of due to Thermal shutdown (V_1 at TSD2; V_2 at TSD1).

2.1.5 Voltage regulator behavior

Figure 7. Voltage regulator behaviour and diagnosis during supply voltage ramp-up / ramp-down conditions



2.2 Operating modes

The L99PM72PXP can be operated in 4 different operating modes:

- Active
- FLASH
- V_{1_standby}
- V_{Bat standby}

A cyclic monitoring of wake-up inputs and a periodic interrupt / wake-up by timer is available in stand-by modes.

2.2.1 Active Mode

All functions are available and the device is controlled by the ST SPI Interface.

2.2.2 Flash Mode

To program the system microcontroller via LIN or HS CAN bus signals, the device can be operated in LIN Flash Mode or CAN Flash Mode where the internal watchdog is disabled.

Moreover, in Flash Mode the DO-output is a test output and cannot be used for device communication. All other device features in Flash Mode are available as in Active Mode.

The CAN-Receiver is enabled in CAN Flash Mode by default; the CAN Transmitter has to be enabled by setting the CAN_ACT bit to '1'.

A transition from Flash Modes to $V_{1_standby}$ or $V_{bat_standby}$ is not possible.

The modes can be entered by applying an external voltage at the respective pin:

- $V_{TxDL} \ge V_{flash}$ (CAN Flash Mode)
- V_{TxDC} ≥ V_{flash} (LIN Flash Mode)

At exit from Flash Modes ($V_{TxD} < V_{flash}$) no N_{Reset} pulse is generated and the watchdog starts with a long open window.

Note:

Setting both TxDL and TxDC to high voltage levels (> V_{flash}) is not allowed Communication at the respective TxD pin is not possible

2.2.3 SW-Debug Mode

To allow software debugging, the watchdog can be deactivated by setting CR34: WDEN = 0.

Write access to this bit is only possible during CAN Flash Mode in order to prevent accidental deactivation of the watchdog. After setting the WDEN bit the CAN Flash Mode can be left ($V_{TxDL} < V_{Flash}$) and the Watchdog remains deactivated (see *Figure 8*)

In SW-Debug Mode, the full device functionality is available.




Figure 8. Sequence to enter and exit SW Debug Mode

2.2.4 V_{1_standby} mode

The transition from Active Mode to V₁ standby mode is controlled by SPI.

To supply the micro controller in a low power mode, the voltage regulator 1 (V_1) remains active. In order to reduce the current consumption, the regulator goes in low current mode as soon as the supply current of the microcontroller goes below the I_{CMP} current threshold. At this transition, the L99PM72PXP also deactivates the internal watchdog.

Relay outputs, LIN and CAN Transmitters are switched off in $V_{1_standby}$ Mode. High side outputs and the V_{2} regulator remain in the configuration programmed prior to the standby command.

Doc ID 023553 Rev 3

Downloaded from Arrow.com.

A cyclic supply of external contacts and a synchronized monitoring of the contact state can be activated and configured by SPI.

In $V_{1_standby}$ mode various wake-up sources can be individually programmed. Each wake-up event puts the device into Active Mode and forces the RxDL/NINT pin to a low level indicating the wake-up condition to the microcontroller.

After Power ON Reset (POR) all wake up sources are activated by default except the periodic interrupt / wake timer.

With the interrupt timer the micro controller can be forced from 'stop' to 'run' after a programmable period. The RxDL/NINT pin is forced low after the timer is elapsed. The L99PM72PXP enters active mode and is awaiting a valid watchdog trigger.

Both internal timers can be used for this feature.

The interrupt timer (TINT) at pin RxDL/NINT is only available in V_{1 standby} mode.

Note:

Inputs TxDL, TxDC must be at recessive (high) level and CSN must be at high level or at high impedance in order to achieve minimum standby current in $V_{1_standby}$ Mode. Inputs DI and CLK must be at GND or at high impedance to achieve minimum standby current in $V_{1_standby}$ Mode.

2.2.5 Interrupt

The interrupt signal (linked to RxDL/NINT) indicates a wake-up event from $V_{1_standby}$ mode. In case of a wake-up by Wake-up Inputs, activity on LIN or CAN, SPI access or Timer-Interrupt the RxDL/NINT pin is pulled low for $t=t_{interrupt}$.

When CAN_ACT = 0 (during $V_{1_standby}$ Mode or Active Mode) a WUP (SW_EN = 0) or a WUF (SW_EN = 1) generates an interrupt on RxDC/NINT to signalize CAN communication on the bus to the μ C.

In case of a CAN communication timeout an interrupt at RxDC /NINT is generated and the CAN_TO flag is set.

In case of $V_{1_standby}$ mode and $(I_{V1} > I_{CMP})$, the device remains in standby mode, the V_{1} regulator switches to high current mode and the watchdog starts. No Interrupt signal is generated.

Table 3.	CAN wake-up	signalization
----------	-------------	---------------

Operating mode	Event	Wake-up transition to active	Status flag	Interrupt	Transceiver state
Active	WUP or WUF ⁽¹⁾	Not applicable	Wake_CAN WUP or WUP/WUF	RxDC	TRX_STBY
	CAN timeout		CAN_TO	RxDC	TRX_STBY
V _{1_standby}	WUP or WUF ⁽¹⁾	Yes	Wake_CAN WUP or WUP/WUF	RxDL	TRX_STBY
	CAN timeout	No	CAN_TO	RxDC	TRX_STBY

Operating mode	Event	Wake-up transition to active	Status flag	Interrupt	Transceiver state
V _{bat_standby}	WUP or WUP/WUF ⁽²⁾	Yes	Wake_CAN WUP/WUF	Not applicable	TRX_STBY
	CAN timeout	Transition to TRX_SLEEP	CAN_TO		TRX_SLEEP

Table 3. CAN wake-up signalization (continued)

- 1. SW EN = 0:
 - wake-up according ISO 11898-5 (WUP)
 Hags: Wake_CAN, WUP

SW_EN = 1:

- wake-up according ISO 11898-6 (WUP)
 Flags: Wake_CAN, WUP, WUF (the WUP flag is set only if the received WUF also contained a WUP)
- SW_EN = 0:
 - wake-up according ISO 11898-5 (on WUP) Flags: Wake_CAN, WUP

SW_EN = 1:

- wake-up according ISO 11898-6 (on WUP/WUF combination)
- After the reception of a wake-up pattern (WUP) the CAN Enhanced Voltage Biasing is turned on until a CAN timeout is detected
- Flags: Wake_CAN, WUP, WUF

2.2.6 V_{Bat_standbv} mode

The transition from Active Mode to V_{Bat standbv} mode is initiated by an SPI command.

In $V_{\text{Bat_standby}}$ Mode, the V_1 voltage regulator, relay outputs, LIN and CAN Transmitters are switched off. High side Outputs and the V₂ Regulator remain in the configuration programmed prior to the standby command.

In $V_{Bat_standby}$ mode the current consumption of the L99PM72PXP is reduced to a minimum

An N_{Reset} pulse is generated upon wake-up from $V_{bat_standby}$ Mode.

Note:

Inputs TXDL, TXDC and CSN must be terminated to GND in V_{bat_standby} to achieve minimum standby current.

This can be achieved with the internal ESD protection diodes of the microcontroller (microcontroller is not supplied in this mode; V_1 is pulled to GND).

2.2.7 Wake up from Standby Modes

A wake-up from standby mode switches the device to active mode. This can be initiated by one or more of the following events:

Table 4. Wake up from Standby Modes

Wake up source	Description		
LIN bus activity	Can be disabled by SPI		
CAN bus activity	Can be disabled by SPI Selective Wake-up can be configured by SPI		
Level change of WU1 - 3	Can be individually configured or disabled by SPI		

L99PM72PXP Detailed description

Wake up source	Description		
I _{V1} > I _{CMP}	Device remains in $V_{1_standby}$ mode but watchdog is enabled (If $I_{CMP} = 0$) and the V_1 regulator goes into High Current Mode (Increased Current Consumption). No interrupt is generated.		
Timer Interrupt / Wake up of µC by TIMER	programmable by SPI - V _{1_standby} Mode: device wakes up and Interrupt signal is generated at RxDL/NINT when programmable timeout has elapsed - V _{Bat_standby} Mode: device wakes up, V ₁ regulator is turned on and N _{Reset} signal is generated when programmable timeout has elapsed		
SPI Access	Always active (except in V _{Bat_standby} mode) Wake up event: CSN is low and first rising edge on CLK		

Table 4. Wake up from Standby Modes (continued)

To prevent the system from a deadlock condition (no wake up possible) a configuration where the periodic timer interrupt and wake up by LIN and HS CAN are disabled, is not allowed. The default configuration is entered for all wake-up sources in case of such an invalid setting.

All wake-up events from $V_{1_standby}$ mode (except $I_{V1} > I_{CMP}$) are indicated to the microcontroller by a low-pulse (duration: 56 µs) at RxDL/NINT or RxDC/NINT (see *Table 3: CAN wake-up signalization*)

Wake-up from V_{1_standby} by SPI Access might be used to check the interrupt service handler.

2.2.8 Wake up inputs

The de-bounced digital inputs WU1...WU3 can be used to wake up the L99PM72PXP from standby modes. These inputs are sensitive to any level transition (positive and negative edge)

For static contact monitoring, a filter time of 64µs is implemented at WU1-3. The filter is started when the input voltage passes the specified threshold.

In addition to the continuous sensing (static contact monitoring) at the wake up inputs, a cyclic sense functionality is implemented. This feature allows periodical activation of the wake-up inputs to read the status of the external contacts. The periodical activation can be linked to Timer 1 or Timer 2 (see *Section 2.2.9*). The input signal is filtered with a filter time of 16 µs after a programmable delay (80 µs or 800 µs) according to the configured Timer On-time. A wake-up is processed if the status has changed versus the previous cycle.

The Outputs OUT_HS and OUT1-4 can be used to supply the external contacts with the timer setting according to the cyclic monitoring of the wake-up inputs.

If the wake-up inputs are configured for cyclic sense mode the input filter timing and input filter delay (*WUx_filt* in control register 2) must correspond to the setting of the High Side Output which supplies the external contact switches (OUTx in control register 0).

In Standby Mode, the inputs WU1-3 are SPI configurable for pull-up or pull-down current source configuration according to the setup of the external. In active mode the inputs have a pull down resistor.

In Active Mode, the input status can be read by SPI (Status Register 2). Static sense should be configured (Control Register 2) before the read operation is started (In cyclic sense

4

Doc ID 023553 Rev 3

configuration, the input status is updated according to the cyclic sense timing; therefore, reading the input status in this mode may not reflect the actual status).

2.2.9 Cyclic contact supply

In V_{1_standby} and V_{Bat_standby} modes, any high side driver output (OUT1..4, OUTHS) can be used to periodically supply external contacts.

The timing is selectable by SPI

Timer 1: period is X s. The on-time is 10 ms resp. 20 ms: with $X \in \{1, 2, 3, 4s\}$

Timer 2: period is X ms. The on-time is 100 μs resp. 1 ms: with X \in {10, 20, 50, 200 ms}

Timer 1 and Timer 2 are re-started with every valid write command to CR3 (CSN low to high transition). The timers start with the off-phase.

2.2.10 Timer interrupt / wake-up of microcontroller by timer

During standby modes the cyclic wake up feature, configured via SPI, allows waking up the μ C after a programmable timeout according to timer 1 or timer 2.

From $V_{1_standby}$ mode, the L99PM72PXP wakes up (after the selected timer has elapsed) and sends an interrupt signal (via RxDL/NINT pin) to the μ C. The device enters active mode and the watchdog is started with a long open window. The microcontroller can send the device back into $V_{1_standby}$ after finishing its tasks.

From $V_{bat_standby}$ mode, the L99PM72PXP wakes up (after the selected timer has elapsed), turns on the V_1 regulator and provides an N_{Reset} signal to the μC . The device enters active mode and the watchdog is started with a long open window. The microcontroller can send the device back into $V_{bat\ standby}$ after finishing its tasks.

2.3 Functional overview (truth table)

Table 5. Functional overview (truth table)

		Operating modes			
Function	Comments	Active Mode	V _{1_standby} static mode (cyclic sense)	V _{Bat_standby} static mode (cyclic sense)	
Voltage regulator, V ₁	VOUT=5V	On	On ⁽¹⁾	Off	
Voltage regulator, V ₂	VOUT=5V	On/ Off ⁽²⁾	On ⁽²⁾ / Off	On ⁽²⁾ / Off	
Reset generator		On	On	Off	
Window watchdog	V ₁ monitor	On	Off (ON: I _{V1} > I _{CMP} - threshold and I _{CMP} = 0)	Off	
Wake up		Off	Active ⁽³⁾	Active ⁽³⁾	
HS-cyclic supply	Oscillator time base	On / Off	On ⁽²⁾ / Off	On ⁽²⁾ / Off	
Relay driver		On	Off	Off	

Table 5. Functional overview (truth table) (continued)

		Operating modes		
Function	Comments	Active Mode	V _{1_standby} static mode (cyclic sense)	V _{Bat_standby} static mode (cyclic sense)
Operational amplifiers		On	Off	Off
LIN	LIN 2.1	On	Off ⁽⁴⁾	Off ⁽⁴⁾
HS_CAN		On / Off ⁽⁵⁾	Off ⁽⁴⁾	Off ⁽⁴⁾
FSO (if configured by SPI), active by default	Fail safe output	OUT3/FSO OFF (6)	OUT3/FSO OFF ⁽⁶⁾	OUT3/FSO OFF ⁽⁶⁾
Oscillator		On	Off ⁽⁷⁾	Off ⁽⁷⁾
V _S -Monitor		On	(8)	(8)

- 1. Supply the processor in low current mode.
- 2. Only active when selected via SPI.
- 3. Unless disabled by SPI
- 4. The bus state is internally stored when going to standby mode. A change of bus state leads to a wake-up after exceeding of internal filter time (if wake-up by LIN or CAN is not disabled by SPI). Selective Wake functionality if enabled by SPI
- After power-on, the HS CAN transceiver is in 'CAN Trx Standby' Mode. It is activated by SPI command (CAN_ACT = 1)
- 6. ON in Failsafe Condition: If Standby mode is entered with active Fail Safe mode, the output remains ON in Standby mode.
- 7. ON, if cyclic sense is enabled.
- 8. Cyclic activation = pulsed ON during cyclic sense




Figure 9. Main operating modes

2.4 Configurable window watchdog

During normal operation, the watchdog monitors the micro controller within a programmable trigger cycle: (10 ms, 50 ms, 100 ms, 200 ms)

In $V_{Bat_standby}$ and Flash program modes, the watchdog circuit is automatically disabled. In $V_{1_standby}$ mode a wake up by timer is programmable in order to wake up the μC (see *Section 2.2.10*). After wake-up, the Watchdog starts with a long open window. After serving the watchdog, the microcontroller may send the device back to $V_{1_standby}$ mode.

After power-on or Standby mode, the watchdog is started with a long open window (65 ms nominal). The long open window allows the micro controller to run its own setup and then to trigger the watchdog via the SPI. The trigger is processed when the CSN input becomes HIGH after the transmission of the SPI word.

Writing '1' to the watchdog trigger bit terminates the long open window and start the window watchdog (the timing is programmable by SPI). Subsequently, the micro controller has to

577

24/128

serve the watchdog by alternating the watchdog trigger bit within the safe trigger area (refer to Figure 32).

A correct watchdog trigger signal immediately starts the next cycle.

After 8 watchdog failures in sequence, the V₁ regulator is switched off for 200 ms. If subsequently, 7 additional watchdog failures occur, the V₁ regulator is completely turned off and the device goes into V_{Bat standbv} mode until a wakeup occurs.

In case of a Watchdog failure, the outputs (RELx, OUTx, V2) are switched off and the device enters Fail_safe mode (i. e. all control registers are set to default values except the 'OUT3 control bit').

The following diagrams illustrate the Watchdog behavior of the L99PM72PXP. The diagrams are split into 3 parts. First diagram shows the functional behavior of the watchdog without any error. The second diagram covers the behavior covering all the error conditions, which can affect the watchdog behavior. Third diagram shows the transition in and out of FLASH mode. All 3 diagrams can be overlapped to get all the possible state transitions under all circumstances. For a better readability, they were split in normal operating, operating with errors and flash mode.




Figure 10. Watchdog in normal operating mode (no errors)





Figure 11. Watchdog with error conditions

Figure 12. Watchdog in FLASH Mode




2.4.1 Change watchdog timing


There are 4 programmable Watchdog timings available, which represent the nominal trigger time in window mode. To change the watchdog timing, a new timing has to be written by SPI. The new timing gets active with the next valid watchdog trigger. The following figures illustrate the sequence, which is recommended to use, changing the timing within long open window and within window mode.

26/128 Doc ID 023553 Rev 3

Watchdog window mode long open window Mode [timing as programmed in previous SPI command; e.g. 50 ms] WD timing [e.g. 50 ms] CSN write operation write operation read operation write operation SPI Ctrl Reg 3 WD Time Ctrl Reg 3 Ctrl Reg 1 Trig = 0 Ctrl Reg 1 Trig = 1 Command [e.g. 50 ms] Feedback: check FSO = 0 Feedback check FSO = 0 FSO = 0Feedback write operation accepted change timing for WD check WD time AG00011V1

Figure 13. Change watchdog timing within long open window





If the device is in Fail_safe mode, the Control Registers are locked for writing. To change the watchdog timing out of Fail_safe mode, first the Fail_safe condition must be solved, respective confirmed from the microcontroller. Afterwards the new watchdog timing can be programmed using the sequence from *Figure 15*. Since the actions to remove, a Fail_safe condition can differ from the root cause of the fail safe the following diagram shows the general procedure how to change the watchdog timing out of Fail_safe mode. *Figure 16* shows the procedure to change watchdog timing with a previous watchdog failure, since this is a special Fail_safe scenario.





Figure 15. General procedure to change watchdog timing out of Fail safe mode





2.5 Fail Safe Mode

2.5.1 Single failures

L99PM72PXP enters Fail Safe Mode in case of:

- Watchdog failure
- V₁ turn on failure
 - V₁ short (V₁ < V₁fail for t > t_{V1short})
- V₁ undervoltage (V₁ < V_{RTH} for t > t_{UV1})
- Thermal Shutdown TSD2
- SPI failure
 - DI stuck to GND or V_{CC} (SPI frame = '00 00 00' or 'FF FF FF')

577

The Fail Safe functionality is also available in $V_{1_standby}$ Mode. During $V_{1_standby}$ Mode the Fail Safe Mode is entered in the following cases:

- V₁ undervoltage (V₁ < V_{RTH} for t > t_{UV1})
- Watchdog failure (if watchdog still running due to I_{V1} > I_{CMP})
- Thermal shutdown TSD2

In Fail Safe Mode the L99PM72PXP returns to a default. The Fail Safe condition is indicated to the remaining system in the Global Status Register. The conditions during Fails Safe Mode are:

- All outputs are turned off
- All Control Registers are set to default values (except OUT3/FSO configuration)
 - This includes the programmed wake-up-frame. Therefore it is mandatory to reprogram the wake-up-frame before entering the selective wake-up mode after a Fail_safe event^(a)
- Write operations to Control Registers are blocked until the Fail Safe condition is cleared (see Table 6)
- LIN and HS CAN transmitter, operational amplifiers and SPI remain on
- Corresponding Failure Bits in Status Registers are set.
- FSO Bit (Bit 0 Global Status Register) is set
- OUT3/FSO is activated if configured as Fail Safe Output

If OUT3 is configured as FSO, the internal Fail-Safe Mode can be monitored at OUT3 (High side driver is turned on in Fail-safe Mode). Self-protection features for OUT3 when configured as FSO are active (See Section 3.3: High side driver outputs)

OUT3 is configured as Fail Safe Output by default. It can be configured to normal high side driver operation by SPI. It this case, the configuration remains until V_S Power On.

If the Fail Safe Mode was entered it keeps active until the Fail safe condition is removed and the Fail Safe was read by SPI. Depending on the root cause of the Fail Safe operation, the actions to exit Fail safe Mode are as shown in the following table.

Table 6. Fail-Safe conditions and exit modes

Failure source	Failure condition	Diagnosis	Exit from Fail_safe Mode
μC (oscillator)	Watchdog early write failure or expired window	Fail_safe = 1; WD _{fail} = n + 1	TRIG = 1 during LOWi and read Fail_safe bit
V ₁	Short at turn-on	Fail_safe = 1; Forced_Sleep_TSD2_SHTV1 = 1	Read & Clear SR3 after wake
	Undervoltage	Fail_safe = 1; V _{1_fail} = 1 ⁽¹⁾	V1 > V _{RTH} Read Fail_safe bit


a. Even though it is still possible after a Fail_safe event to enter the selective-wake-up mode, the device wakes only up with the default values of the configuration register (see Section 6.2.2: Overview control register).



Failure source	Failure condition	Diagnosis	Exit from Fail_safe Mode
Temperature	T _j > TSD2	Fail_safe = 1; TW = 1; TSD1 = 1; TSD2 = 1	T _j < TSD2 Read & Clear SR3
SPI	DI short to GND or V _{CC}	Fail_safe = 1	Valid SPI command

Table 6. Fail-Safe conditions and exit modes (continued)

Figure 17. Example: exit Fail-Safe mode from Watchdog failure



2.5.2 Multiple failures – entering forced V_{Bat_standby} Mode

If the Fail-Safe condition persists and all attempts to return to normal system operation fail, the L99PM72PXP enters the Forced $V_{bat_standby}$ Mode in order to prevent damage to the system. The Forced $V_{bat_standby}$ Mode can be terminated by any regular wake-up event. The root cause of the Forced $V_{bat_standby}$ is indicated in the SPI Status Registers

The forced V_{bat_standby} Mode is entered in case of:

- Multiple watchdog failures: forced sleep WD = 1 (15 x watchdog failure)
- Multiple thermal shutdown 2: forced sleep TSD2/SHTV1 = 1 (7 x TSD2)
- V₁ short at turn-on: forced sleep TSD2/SHTV1 = 1 (V₁ < V₁ Fail for t > t_{v1fail})

30/128 Doc ID 023553 Rev 3

If V₁ < V₁ = Fail (for t > t_{v1fail})
 The Fail safe Bit is located in the Global Status Register (Bit 0)

Failure source	Failure condition	Diagnosis	Exit from Fail_safe Mode
μC (oscillator)	15 consecutive watchdog failures	Fail_safe = 1; Forced_Sleep_WD = 1	Wake-up TRIG = 1 during LOWi Read & Clear SR3
V ₁	short at turn-on	Fail_safe = 1; Forced_Sleep_TSD2_SHTV1 = 1	Read & Clear SR3 after wake-up
Temperature	7 times TSD2	Fail_safe = 1; TW = 1; TSD1 = 1; TSD2 = 1; Forced_Sleep_TSD2_SHTV1=1	Read & Clear SR3 after wake-up

Table 7. Persisting fail safe conditions and exit modes

2.6 Reset output (NRESET)

If V_1 is turned on and the voltage exceeds the V_1 reset threshold, the reset output "NRESET" is pulled up by internal pull up resistor to V_1 voltage after a reset delay time (t_{rd}) . This is necessary for a defined start of the micro controller when the application is switched on. Since the NRESET output is realized as an open drain output it is also possible to connect an external NRESET open drain NRESET source to the output. As soon as the NRESET is released by the L99PM72 the Watchdog timing starts with a long open window.

A reset pulse is generated in case of:

- V₁ drops below V_{RTH} (configurable by SPI) for t > t_{UV1}
- watchdog failure
- turn-on of the V₁ regulator (V_S power-on or wake-up from V_{bat_standby} mode)

2.7 Operational amplifiers

The operational amplifiers are especially designed to be used for sensing and amplifying the voltage drop across ground connected shunt resistors. Therefore the input common mode range includes -0.2 V to 3V.

The operational amplifiers are designed for -0.2 V to 3 V input voltage swing and rail-to-rail output voltage range.

All pins (positive, negative and outputs) are available to be able to operate in non-inverting and inverting mode. Both operational amplifiers are on-chip compensated for stability over the whole operating range within the defined load impedance.

The Operational Amplifiers may also be used to setup an additional high current voltage source with an external pass element. Refer to *Section 2.1.3* for a detailed description.

2.8 LIN Bus Interface

Features:

- Speed communication up to 20kbit/s.
- LIN 2.1 compliant (SAEJ2602 compatible) transceiver.
- GND disconnection fail safe at module level.
- Off mode: does not disturb network.
- GND shift operation at system level.
- Micro controller Interface with CMOS compatible I/O pins.
- Internal Pull-up resistor
- Internal High Side Switch to disconnect Master Pull-up resistor in case of short circuit of bus signal (b)
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay

In order to further reduce the current consumption in standby mode, the integrated LIN bus interface offers an ultra low current consumption.

2.8.1 Error handling

The L99PM72PXP provides the following three error handling features which are not described in the LIN Spec. V2.1, but are realized in different stand alone LIN transceivers / micro controllers to switch the application back to normal operation mode.

At $V_S > V_{POR}$ (i.e. V_S power-on reset threshold), the LIN transceiver is enabled.

The LIN transmitter is disabled in case of the following errors:

- Dominant TxDL time out
- LIN permanent recessive
- Thermal Shutdown 1
- V_S Over- / Undervoltage

The LIN receiver is not disabled in case of any failure condition.

Dominant TxDL time out

If TXDL is in dominant state (low) for more than 12 ms (typ) the transmitter is disabled, the status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared. This feature can be disabled via SPI.

Permanent recessive

If TXDL changes to dominant (low) state but RXDL signal does not follow within 40 μ s the transmitter is disabled, the status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

32/128 Doc ID 023553 Rev 3

b. Use of the Master Pull-up switch is optional.

Permanent dominant

If the bus state is dominant (low) for more than 12 ms a permanent dominant status is detected. The status bit is latched and can be read and optionally cleared by SPI. The transmitter is not disabled.

2.8.2 Wake up (from LIN)

In standby mode the L99PM72PXP can receive a wake up from LIN bus. For the wake up feature the L99PM72PXP logic differentiates two different conditions.

Normal wake up

Normal wake up can occur when the LIN transceiver was set in standby mode while LIN was in recessive (high) state. A dominant level at LIN for t_{linbus} , switches the L99PM72PXP to active mode.

Wake up from short to GND condition

If the LIN transceiver was set in standby mode while LIN was in dominant (low) state, recessive level at LIN for t_{linbus} , switchs the L99PM72PXP to active mode.

Note:

A wake up caused by a message on the bus starts the voltage regulator and the microcontroller to switch the application back to normal operation mode.

2.8.3 LIN Pull-Up

The master node pull-up resistor (1 $k\Omega$) can be connected to V_S using the internal LIN_PU high side switch. This high side switch can be controlled by SPI in order to allow disconnection of the pull-up resistor in case of LIN bus short to GND conditions.




Figure 18. Master node configuration using LIN_PU (optional)

57

Doc ID 023553 Rev 3

33/128

LIN_PU high side driver characteristics:

- Activated by default and can be turned off by SPI Command (CR4)
- remains active in standby modes
- Switch off only in case of over-temperature (TSD2 = thermal shut down #2)
- no over current protection.
- Typical $R_{DS(on)}$, 10 Ω

2.9 High speed CAN bus transceiver


General requirements:

- Communication Speed up to 1Mbit/s.
- ISO 11898-2 and ISO 11898-5 compliant
- Selective wake-up functionality according to ISO 11898-6
- Non-selective wake-up functionality according to ISO 11898-5
- SAE J2284 compliant
- Function range from -27 V to 40 V DC at CAN pins.
- GND disconnection fail safe at module level.
- GND shift operation at system level.
- Microcontroller Interface with CMOS compatible I/O pins.
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay
- Receive-only mode available

For further reducing the current consumption in standby mode, the integrated CAN bus interface offers an ultra-low current consumption.

2.9.1 CAN transceiver operating modes

Figure 19. Transceiver state diagram if selective wake-up is disabled (CR16 SW_EN = 0)






Figure 20. CAN transceiver state diagram if selective wake-up is enabled (CR16 SW_EN = 1)

TRX Normal Mode

Full functionality of the CAN-Transceiver is available (transmitter and receiver) and the bus biasing is enabled.

State transitions from 'TRX Normal' mode to ' $V_{Bat_standby}$ ' and ' $V_{1_standby}$ ' are possible. No interrupt is generated in this mode.

CAN TRX_STBY Mode

The CAN-Transmitter is disabled in this mode and the RxDC-pin is kept at high ('recessive') level.

If selective wake-up is enabled (SW_EN=1), the receiver, CAN biasing and the reference oscillator are active. Once a wake up frame (WUF) is detected by the internal CAN frame detection logic, this wake-up event is indicated to the micro-controller by an interrupt signal (see *Section 2.2.5: Interrupt* for more details). A wake-up pattern (WUP) is not required and does not count as a frame error.

Since a further CAN-timeout cannot be indicated, if the CAN_TO bit has already been set, it is recommended to clear this bit before entering $V_{1\ standby}$ Mode.

If selective wake-up is disabled (SW_EN = 0), the CAN-Receiver is capable to detect a wake-up pattern (WUP). In $V_{1_standby}$ Mode and Active Mode, a WUP is indicated to the micro-controller by an interrupt signal (see *Section 2.2.5: Interrupt* for more details). In this

36/128 Doc ID 023553 Rev 3

mode (SW_EN = 0) the automatic voltage biasing is disabled and the transceiver biasing works according to ISO 11898-5.

There is no automatic state transition into TRX Normal Mode in case of a detected CAN wake-up (WUF or WUP). After serving the interrupt the micro controller can initiate a state transition into TRX Normal Mode by setting the SPI bit CAN_ACT to '1'.

TRX_SLEEP (SW_EN=1)

The CAN and LIN Transceivers are disabled. The CAN selective wakeup reference oscillator is off, while the receiver is in low power mode.

After the detection of CAN communication (WUP), the transceiver enters 'PN_TRX_selective_sleep' mode, starts the oscillator and decodes the CAN frame.

'TRX_SLEEP' mode is entered automatically after a CAN communication timeout.

PN TRX Selective Sleep (SW_EN=1)

In this mode the CAN frame detection logic is enabled (receiver and reference oscillator enabled). In case of receiving a wake up frame (WUF) a state transition to 'CAN TRX_STBY' is done. After the biasing has been switched on, not more than four CAN frames are ignored before a wake-up frame is recognized and the device wakes up.

If there is no CAN communication and the CAN bus is recessive for longer than t_{silence} , an automatic state transition to 'TRX' SLEEP' is done.

In case of a Frame-Detect-Error (SR4, FDERR=1), an automatic wake up is performed and the selective wakeup feature is disabled (SW_EN=0).

2.9.2 Sequence for enabling selective wakeup

After power-on reset the selective wakeup feature is disabled.

The Configuration Registers 7 to 15 have to be read and verified by the microcontroller in order to ensure a valid configuration. A read operation to Registers 7 to 15 is required to allow enabling the selective wake-up feature (set SW_EN=1).

A valid read operation is indicated by the SW_RDxx bits in SR 4. The SW_RDxx bits are reset to 0 with every WRITE operation.

When all SW_RD bits are set, the SW_EN bit in CR 16 can be set to enable the Selective Wakeup function. In case the SYSERROR bit in SR 4 is set while Selective Wakeup is enabled, the Selective Wakeup is automatically disabled. In case SYSERROR is set, enabling the Selective Wakeup function is prohibited.

2.9.3 CAN error handling

The L99PM72PXP provides the following four error handling features.

After power-on reset ($V_S > V_{POR}$) the CAN transceiver is disabled. The transceiver is enabled by setting the CAN_ACT bit in Control Register 4.

Detailed description L99PM72PXP

The CAN transmitter is disabled automatically in case of the following errors:

- Dominant TxDC time out
- CAN permanent recessive
- RxDC permanent recessive
- Thermal shutdown 1

The CAN receiver is not disabled in case of any failure condition.

Dominant TxDC time out

If TXDC is in dominant state (low) for $t > t_{dom(TxD)}$ the transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

CAN permanent recessive

If TXDC changes to dominant (low) state but CAN bus does not follow for 4 times, the transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

CAN permanent dominant

If the bus state is dominant (low) for $t > t_{CAN}$ a permanent dominant status is detected. The status bit is latched and can be read and optionally cleared by SPI. The transmitter is not disabled.

RXDC permanent recessive

If RXDC pin is clamped to recessive (high) state, the controller is not able to recognize a bus dominant state and could start messages at any time, which results in disturbing the overall bus communication. Therefore, if RXDC does not follow TXDC for 4 times the transmitter is disabled. The status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

2.9.4 Wake up by CAN

The L99PM72PXP supports 2 wakeup modes. The selective wakeup according to ISO 11898-6 or the wakeup by any bus activity according to ISO 11898-2/-5. The wake up behavior can be configured by SPI (see *Chapter 6: ST SPI*).

Wake up by CAN pattern (WUP)

The default setting for the wake up behavior after power-on reset is the wake up by regular communication on the CAN bus. When the CAN transceiver is in a Standby Mode (CAN TRX_STBY or TRX_SLEEP) the device can be woken up by sending two consecutive dominant bits separated by a recessive bit.

Normal pattern wake up can occur when CAN pattern wake up option is enabled and the CAN transceiver was set in Standby Mode (CAN TRX_STBY or TRX_SLEEP) while CAN

L99PM72PXP Detailed description


bus was in recessive (high) state or dominant (low) state. In order to wake up the L99PM72PXP, the following criteria must be fulfilled:

- The CAN interface wake-up receiver must receive a series of two consecutive valid dominant pulses, each of which must be longer than 2 μs
- The distance between 2 pulses must be longer than 2 μs.
- The two pulses must occur within a time frame of 1.0 ms

Note:

A wake up caused by a message on the bus starts the voltage regulator and the microcontroller to switch the application back to normal operation mode.

Figure 21. CAN wake up capabilities



Note:

Pictures above illustrate the wake up behaviour from $V_{1_standby}$ Mode. For wake up from $V_{Bat_standby}$ Mode the NRESET signal (with 2 ms timing) is generated instead of the RXDL(Interrupt) signal.

Wakeup by CAN Frame (WUF)

Wake from CAN TRX_STBY

If the CAN transceiver is in STBY the CAN frame detection logic is active.

In case of a valid wake up frame the Interrupt on pin RxDC is generated and the WUF flag for wake up identification is set. There is no automatic state transition from CAN Transceiver point of view. After serving the interrupt the micro can bring the CAN Transceiver into TRX_NORMAL by setting CAN_ACT = 1 (CR 4).

Wake up from TRX_SLEEP

If the CAN Transceiver is in TRX_SLEEP mode the CAN frame detection logic is disabled. The wake up can be done in two steps. To enable the CAN frame detection logic a wake up



Doc ID 023553 Rev 3

39/128

Detailed description L99PM72PXP

pattern must be sent on the bus. With the detection of the wake up pattern an automatic state transition to 'PN_TRX_Selective_Sleep' state is done. WUP flag is set.

In 'PN_TRX_Selective_Sleep' the CAN frame detection logic is enabled. If a valid wake up frame is detected a state transition to TRX_STBY is done, the WUF flag is set and the micro is powered up. The remote transition request bit is ignored in wake-up frames. Also masking of the data length code (DLC) bits is not supported.

After expiration of the frame error counter (FEC), and if the erroneous frame leading to the FEC-overflow is long enough to contain a CRC-field, a wake up is performed and the selective wakeup feature is disabled. If the frame is shorter the FEC starts again from 0 without having set the FD_ERR-flag and without wake-up.

The frame-error-counter (FEC) is cleared after each expiration of the time t_{silence} whenever the frame detection logic is enabled. Ringing on the dominant-to-recessive edge of the CAN-Signal is filtered up to 50% of the CAN-Bit-Time.

2.9.5 CAN receive only mode

With the CAN_rec_only bit in Control register 4 it is possible to disable the CAN Transmitter in active mode. In this mode it is possible to listen to the bus but not sending to it. The Receiver termination network is still activated in this mode.

2.9.6 CAN looping mode

If the CAN_Loop_en bit in Control register 4 is set the TxDC input is mapped directly to the RxDC pin. This mode can be used in combination with the CAN Receive only mode, to run diagnosis for the CAN protocol handler of the micro controller.

2.10 Serial Peripheral Interface (ST SPI Standard 3.0)

A 24 bit SPI is used for bi-directional communication with the micro controller.

During active mode, the SPI

- triggers the watchdog
- controls the modes and status of all L99PM72PXP modules (incl. input and output drivers)
- provides driver output diagnostic
- provide L99PM72PXP diagnostic (incl. over temperature warning, L99PM72PXP operation status)

The SPI can be driven by a micro controller with its SPI peripheral running in following mode: CPOL = 0 and CPHA = 0.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to micro controller with a built-in SPI. Only three CMOS-compatible output pins and one input pin are needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN = 0, the DO pin reflects the global error flag (fault condition) of the device.

L99PM72PXP Detailed description

Chip Select Not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started. The state during CSN = 0 is called a communication frame.

If CSN = low for $t > t_{CSNfail}$ the DO output is switched to high impedance in order to not block the signal line for other SPI nodes.

Serial Data In (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI are sampled at the rising edge of the CLK signal and shifted into an internal 24 bit shift register. At the rising edge of the CSN signal the contents of the shift register is transferred to Data Input Register. The writing to the selected Data Input Register is only enabled if exactly 24 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame is ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note:

Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and goes from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin transfers the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK shifts the next bit out.

Serial Clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) changes with the falling edge of the CLK signal. The SPI can be driven with a CLK Frequency up to 1 MHz.



3 Protection and diagnosis

3.1 Power supply fail

Overvoltage and undervoltage detection on V_S

3.1.1 V_S overvoltage

If the supply voltage V_S reaches the over voltage threshold (V_{SOV}):

- Outputs OUTx, RELx and LIN are switched to high impedance state (load protection).
 CAN is not disabled. Recovery of outputs when the overvoltage condition disappears is depending on the setting of VLOCK_OUT_EN bit in Control Register 4.
 - VLOCK_OUT_EN = 1: Outputs are off until read and clear SR3.
 - VLOCK_OUT_EN = 0: Outputs switch automatically on when overvoltage condition disappears.
- The over voltage bit is set and can be cleared with a 'Read and Clear' command. The
 overvoltage bit is removed automatically if VLOCK_OUT_EN = 0 and the overvoltage
 condition disappears.
- Outputs REL1,2 can be excluded from a shutdown in case of overvoltage by SPI (LS_OV/UV_shutdown_en in CR4)

3.1.2 V_S undervoltage

If the supply voltage V_S drops below the under voltage threshold voltage (V_{SUV})

- Outputs OUTx, RELx and LIN are switched to high impedance state (load protection).
 CAN is not disabled. Recovery of outputs when the undervoltage condition disappears is depending on the setting of VLOCK_OUT_EN bit.
 - VLOCK_OUT_EN = 1: Outputs are off until read and clear SR3.
 - VLOCK_OUT_EN = 0: Outputs switch on automatically when undervoltage condition disappears.
- The undervoltage bit is set and can be cleared with a 'Read and Clear' command. The
 undervoltage bit is removed automatically if VLOCK_OUT_EN = 0 and the
 undervoltage condition disappears
- Outputs REL1,2 can be excluded from a shutdown in case of undervoltage by SPI (LS_OV/UV_shutdown_en in CR4)





Figure 22. Overvoltage and undervoltage protection and diagnosis

3.2 Temperature warning and thermal shut-down

Figure 23. Thermal shutdown protection and diagnosis



Note: The Thermal State machine recovers the same state were it was before entering Standby Mode. In case of a TSD2 it enters TSD1 state.

3.3 High side driver outputs

The component provides a total of 4 high side outputs Out1...4, (7 Ω typ. at 25°C) to drive e.g. LED's or hall sensors and 1 high side output OUT_HS with 1 Ω typ. at 25°C).

- The high side outputs switch off in case of:
- V_S overvoltage and undervoltage
- Overcurrent
- Overtemperature (TSD1) with pre warning^(c)

In case of overcurrent or overtemperature (TSD1) condition, the drivers switch off. The according status bit is latched and can be read and optionally cleared by SPI. The drivers remain off until the status is cleared.

In case overvoltage or undervoltage condition, the drivers are switched off. The according status bit is latched and can be read and optionally cleared by SPI. If the VLOCK_OUT_EN bit (Control Register 4) is set to '1' the drivers remain off until the status is cleared. If the VLOCK_OUT_EN bit is set to '0' the drivers switch on automatically if the error condition disappears.

In case of open load condition, the according status register is latched. The status can be read and optionally cleared by SPI. The High sides are not switched off.

For OUT_HS the auto recovery feature (OUTHS_rec_en bit Control Register 4) can be enabled. If this bit is set to '1' the driver automatically restarts from a overload condition. This overload recovery feature is intended for loads which have an initial current higher than the over current limit of the output (e.g. Inrush current of cold light bulbs). During auto recovery mode the over current status bit can not be read from SPI.

The device itself cannot distinguish between a real overload and a non linear load like a light bulb. A real overload condition can only be qualified by time. As an example, the micro controller can switch on light bulbs by setting the over current recovery bit for the first 50 ms. After clearing the recovery bit, the output is automatically disabled if the overload condition still exists.

In case of a fail safe condition, the high side drivers are switched off. The control bits are set to default values. (except OUT3/FSO if it is used as a High Side Driver Output)

Note:

The maximum voltage and current applied to the High Side Outputs is specified in 2.1 'Absolute Maximum Ratings'. Appropriate external protection may be required in order to respect these limits under application conditions.

Each high side driver can be driven whether with a PWM signal or with a internal Timer (see *Table 8*).

For more details please refer to Section 6.2.3: Control Register 1

 Table 8.
 PWM configuration for high-side outputs

High side output	PWM channel	Internal timer
OUT1	PWM 1	Timer 1
OUT2	PWM 2	Timer 2

c. Except OUT3 when configured as FSO



 High side output
 PWM channel
 Internal timer

 OUT3
 PWM 3

 OUT4
 PWM 4
 Timer 2

 OUTHS
 PWM 3 / PWM 4
 Timer 1 / Timer 2

Table 8. PWM configuration for high-side outputs (continued)

The PWM 1/3 channels start a PWM period with the ON phase, while the PWM 2/4 channels start with the OFF phase. In this way it is possible to use the 4 PWM channels in a phase shifted way. The picture below shows this feature with a duty cycle of 25% for both PWM channels.




Figure 24. Phase shifted PWM

3.4 Low side driver outputs REL1, REL2

The outputs REL1, REL2 (R_{DSon} = 2 Ω typ. @25 °C) are specially designed to drive relay loads.

The outputs provide an active output zener clamping (45 V typ.) feature for the demagnetization of the relay coil, even though a load dump condition exists.

For Fail_safe reasons the relay drivers are linked with the fail safe operation: In case of entering the Fail Safe Mode, the relay drivers switch off and the SPI control bits are set to default (i.e. driver is off).

The low side drivers switch off in case of:

- V_S overvoltage and undervoltage
- Overcurrent
- Overtemperature with pre warning

577

46/128

In case of overload or overtemperature (TSD1) condition, the drivers switch off. The according status bit is latched and can be read and optionally cleared by SPI. The drivers remain off until the status is cleared.

In case V_S overvoltage or undervoltage condition, the drivers are switched off. The according status bit is latched and can be read and optionally cleared by SPI. If the VLOCK_OUT_EN bit (Control Register 4) is set to '1' the drivers remain off until the status is cleared. If the VLOCK_OUT_EN bit is set to '0' the drivers are switched on automatically if the error condition disappears.

With the LS_OV/UV_shutdown_en bit (Control Register 4) the drivers can be excluded from a switch off in case of V_S overvoltage or undervoltage. If the bit is set to '1' the driver switches off, otherwise the drivers remain on.

3.5 SPI diagnosis


Digital diagnosis features are provided by SPI (for details please refer to *Section 6.2: SPI registers*)

- V₁ reset threshold programmable
- Overtemperature including. pre warning
- Open load separately for each output stage except REL1/REL2
- Overload status separately for each output stage
- V_S-supply overvoltage/undervoltage
- V₁ and V₂ fail bit
- V₂ output short to GND
- Status of the WU1...3
- Wake-up sources (CAN, LIN, SPI, Timer, WU1...3)
- Chip reset bit (start from power-on reset)
- Number of unsuccessful V₁ restarts after thermal shutdown
- Number of sequential watchdog failures
- LIN diagnosis (permanent recessive/dominant, dominant TxD)
- CAN diagnosis (permanent recessive/dominant, dominant TxD, recessive RXD)
- Device State (wake-up from V_{1_standby} or V_{bat_standby})
- Forced V_{bat_standby} after WD-fail, forced V_{bat_standby} after overtemperature
- Watchdog timer state (diagnosis of watchdog)
- Failsafe status
- SPI communication error
- Diagnosis of selective wake functionality according to ISO 11898-6

Typical application L99PM72PXP

4 Typical application

Figure 25. Typical application diagram



- 1. In case a LIN/CAN conformance test has to be executed on the device, some capacitances have to be
 - placed on the Fixed-Function-Unit pins:
 22 nF (low ESR and close to the pin) for all power outputs (OUT_HS, OUT1 ... 4, REL1 and REL2) and also for the wake-up inputs, if they go out of the PCB.
 - $47 \, \mu F$ and a 100 nF low ESR capacitance (close to the pin) at the power supply V_S .

5 Electrical specifications

5.1 Absolute maximum ratings

All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit.

Loss of ground or ground shift with externally grounded loads: ESD structures are configured for nominal currents only. If external loads are connected to different grounds, the current load must be limited to this nominal current.

Table 9. Absolute maximum ratings

Symbol	Parameter / Test condition	Value [DC Voltage]	Unit
V	DC supply voltage / "jump start"	-0.3 to +28	V
V _S	Load dump	-0.3 to +40	V
V ₁	stabilized supply voltage, logic supply	-0.3 to $(V_1 + 0.3) - V_1 < V_S$	V
V ₂	stabilized supply voltage	-0.3 to +28	V
$\begin{array}{c} V_{DI}, V_{CLK}, V_{DO}, \\ V_{RXDL}, V_{NRESET}, \\ V_{RXDC}, V_{CSN} \end{array}$	Logic input / output voltage range	-0.3 to V ₁ + 0.3	V
V_{TXDC}, V_{TXDL}	Multi Level Inputs	-0.3 to V _S + 0.3	V
V _{REL1} , V _{REL2}	Low side output voltage range	-0.3 to +40	V
V _{OUT14} , V _{OUT_HS}	High side output voltage range	-0.3 to V _S + 0.3	V
V _{WU13}	Wake up input voltage range	-0.3 to V _S + 0.3	V
V _{OP1P} V _{OP1M} , V _{OP2P} V _{OP2M} ,	Opamp1 input voltage range Opamp2 input voltage range	-0.3 to V ₁ + 0.3	٧
V _{OPOUT1} , V _{OPOUT2}	Analog output voltage range	-0.3 to V _S + 0.3	>
V_{LIN}, V_{LINPU}	LIN bus I/O voltage range	-20 to +40	>
I _{Input}	Current injection into V _S related input pins	20	mA
lout_inj	Current injection into V _S related outputs	20	mA
V _{CANSUP}	CAN supply	-0.3 to +5.25	٧
V _{CANH} ,V _{CANL}	CAN bus I/O voltage range	-27 to +40	V
V _{Pin6}	Not connected	-0.3 to V _S + 0.3	V

5.2 ESD protection

Table 10. ESD protection

Parameter	Value	Unit
All pins (1)	+/-2	kV
All output pins ⁽²⁾	+/-4	kV
LIN	+/-8 ⁽²⁾ +/-10 ⁽³⁾ +/-6 ⁽⁴⁾	kV
CAN_H, CAN_L	+/-8 ⁽²⁾ +/-6 ⁽⁴⁾	kV
All pins (5)	+/-500	V
Corner pins (5)	+/-750	V
All pins ⁽⁶⁾	+/-200	V

^{1.} HBM (Human Body Model, C = 100 pF, R = 1.5 k Ω) according to MIL 883C, Method 3015.7 or EIA/JESD22A114-A.

5.3 Thermal data

Table 11. Operating junction temperature

Symbol	Parameter	Value	Unit
T _j	Operating junction temperature	-40 to 150	°C
R _{thj_amb}	Thermal resistance junction ambient	See Figure 29	K/W

Table 12. Temperature warning and thermal shutdown

Symbol	Parameter		Min.	Тур.	Max.	Unit
T _{W_ON}	Thermal over temperature warning threshold	T _j ⁽¹⁾	120	130	140	°C
T _{SD1_OFF}	Thermal shut-down junction temperature 1	T _j ⁽¹⁾	130	140	150	°C
T _{SD2_OFF}	Thermal shut-down junction temperature 2	T _j ⁽¹⁾	150	160	170	°C
T _{SD12_hys}		Hysteresis		5		°C

^{1.} Non-overlapping.

Doc ID 023553 Rev 3

^{2.} HBM with all none zapped pins grounded.

^{3.} Indirect ESD test according to IEC 61000-4-2 (C = 150 pF, R = 330 Ω) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.1, 2009-12-02).

Direct ESD test according to IEC 61000-4-2 (C = 150pF, R = 330 Ω) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.1, 2009-12-02).

^{5.} Charged device model.

^{6.} Machine model: C = 200 pF; R = 0 Ω





Figure 26. Thermal data of PowerSSO-36

5.4 Package and PCB thermal data

5.4.1 PowerSSO-36 thermal data



Note:

Layout condition of R_{th} and Z_{th} measurements (board finish thickness 1.6 mm +/- 10% board double layer, board dimension 129x60, board Material FR4, Cu thickness 0.070 mm (front and back side), thermal vias separation 1.2 mm, thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm).

57 52/128 Doc ID 023553 Rev 3






Figure 28. PowerSSO-36 thermal resistance junction to ambient vs PCB copper area $(V_1 \text{ ON})$





Tj C1 C2 C3 C4

R1 R2 R3 R4

W Pd AG00026V1

Figure 30. PowerSSO-36 thermal fitting model (V₁ ON)

Equation 1: pulse calculation formula

$$\begin{split} & Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta) \\ & \text{where} \quad \delta \, = \, t_p / T \end{split}$$

Table 13. Thermal parameter

Area/island (cm ²)	Footprint	2	8
R1 (°C/W)	2		
R2 (°C/W)	8	4	4
R3 (°C/W)	20	15.5	10
R4 (°C/W)	36	29	18
C1 (W.s/°C)	0.01		
C2 (W.s/°C)	0.1	0.2	0.2
C3 (W.s/°C)	0.8	1	1.5
C4 (W.s/°C)	2	3	6

5.5 **Electrical characteristics**

5.5.1 Supply and supply monitoring

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $T_i = -40^{\circ}C$ to $130^{\circ}C$, unless otherwise specified.

Table 14. Supply and supply monitoring

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{SUV}	V _S undervoltage threshold	V _S increasing / decreasing	5.11		5.81	V
V _{hyst_UV}	V _S undervoltage hysteresis		0.04	0.1	0.15	V
V _{SOV}	V _S overvoltage threshold	V _S increasing / decreasing	18.5		22	V
V _{hyst_OV}	V _S overvoltage hysteresis	hysteresis	0.5	1	1.5	V
t _{ovuv_filt}	V _S overvoltage /undervoltage filter time			64*T _{osc}		
I _{V(act)}	Current consumption in active mode	$V_S = 12 \text{ V}; \text{ TxDC} = \text{high};$ $\text{TxDL} = \text{high}; V_1 = \text{ON};$ $V_2 = \text{ON}; \text{ HS/LS Driver OFF}$		6	12	mA
I _{V(BAT)}	Current consumption in V _{Bat_standby} mode ⁽¹⁾	V _S = 12V; both voltage regulators deactivated; HS/LS driver OFF; no CAN communication	8	12	28	μΑ
I _{V(BAT)CS}	Current consumption in V _{Bat_standby} mode with cyclic sense enabled ⁽¹⁾	$V_S = 12 \text{ V}$; both voltage regulators deactivated; $T = 50 \text{ ms}$; $t_{ON} = 100 \text{ µs}$	40	75	125	μΑ
I _{V(BAT)CW}	Current consumption in V _{Bat_standby} mode with cyclic wake enabled ⁽¹⁾	V _S = 12 V; both voltage regulators deactivated during standby phase	40	75	125	μΑ
I _{V(V1stby)}	Current consumption in V _{1_standby} mode ⁽¹⁾	$V_S = 12 \text{ V}$; voltage regulator V_1 active ($I_{V1} < I_{CMP}$); HS/LS driver OFF	16	51	76	μΑ
I _{V(SW)}	Current consumption in standby mode but selective wakeup enabled and CAN communication on the bus (PN_TRX_selective_Sleep)	V _S = 12 V; both voltage regulators deactivated; HS/LS driver OFF			1200	μА

1. Conditions for specified current consumption:

V_{LIN} > (V_S - 1.5 V)

(CAN_H - CAN_L) < 0.4 V or (CAN_H - CAN_L) > 1.2 V

V_{WU} < 1 V or V_{WU} > (Vs - 1.5V)

The current consumption in standby modes with cyclic sense can be calculated using the following

 $\begin{array}{l} I_{V(BAT)CS} = I_{V(BAT)} + 55 \; \mu A + \left(2 \; mA \;^{\star} \left(t_{ON} + 100 \; \mu s\right) / T\right) \\ I_{(V1)CS} = I_{V1} + 55 \; \mu A \; + \left(2 \; mA \;^{\star} \left(t_{ON} + 100 \; \mu s\right) / T\right) \end{array}$

5.5.2 Oscillator

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $4.5 \text{ V} \le \text{V}_S \le 28 \text{ V}$; $\text{T}_i = -40^{\circ}\text{C}$ to 130°C , unless otherwise specified.

Table 15. Oscillator

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
F _{CLK}	Oscillation frequency		0.80	1.0	1.35	MHz

All outputs open; $T_i = -40$ °C to 130°C, unless otherwise specified.

5.5.3 Power-on reset (V_S)

Table 16. Power-on reset (V_S)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V	V _{DOD} V _{DOD} threshold	V _S increasing		3.45	4.5	V
V _{POR} V _{PO}		V _S decreasing ⁽¹⁾	2.35		3.5	V

^{1.} This threshold is valid if V_S had already reached 7 V previously.

5.5.4 Voltage regulator V₁

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V \leq V_S \leq 28 V; T_i = -40°C to 130°C, unless otherwise specified.

Table 17. Voltage regulator V₁

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
	Output voltage			5.0		V
V ₁	Output voltage tolerance active mode	I _{LOAD} = 4 mA to 100 mA; V _S = 13.5 V	-2		2	%
V	Output voltage tolerance;	I_{LOAD} = 100 mA to 250 mA; V_S = 13.5 V	-3		3	%
V _{hc1}	active mode; high current	I _{LOAD} = 250 mA; V _S = 13.5 V	-5		5	%
V _{STB1}	Output voltage tolerance V _{1_standby} mode	I_{LOAD} = 0 μ A to 4 mA; V_S = 13.5 V	-2		4	%
		$I_{LOAD} = 50 \text{ mA}; V_S = 5 \text{ V}$		0.2	0.4	V
		$I_{LOAD} = 100 \text{ mA}; V_S = 4.5 \text{ V}$		0.2	0.5	٧
V_{DP1}	Drop-out voltage	I _{LOAD} = 100 mA; V _S = 5 V		0.3	0.5	٧
		I _{LOAD} = 150 mA; V _S = 4.5 V		0.45	0.6	٧
		I _{LOAD} = 150 mA; V _S = 5.0 V		0.45	0.6	V
I _{CC1}	Output current in active mode	Max. continuous load current			250	mA
I _{CCmax1}	Short circuit output current	Current limitation	340	600	900	mA

56/128 Doc ID 023553 Rev 3

Tuble 17. Voltage regulator V ₁ (continued)						
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
C _{load1}	Load capacitor 1	Ceramic (+/- 20%)	0.22 ⁽¹⁾			μF
t _{TSD}	V ₁ deactivation time after thermal shutdown			1		sec
I _{CMP_ris}	Current comp. rising threshold	Rising current	1.0	2.5	4.0	mA
I _{CMP_fal}	Current comp. falling threshold	Falling current	0.8	1.95	3.1	mA
I _{CMP_hys}	Current comp. hysteresis			0.5		mA
V _{1fail}	V ₁ fail threshold	V ₁ forced		2		٧
t _{V1fail}	V ₁ fail filter time			2		μs
t _{V1short}	V ₁ short filter time			4		ms

Table 17. Voltage regulator V_1 (continued)

5.5.5 Voltage regulator V₂

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V \leq V_S \leq 28 V; T_j = -40°C to 130°C, unless otherwise specified.

Table 18. Voltage regulator V₂

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V ₂	Output voltage			5.0		V
V ₂	Output voltage tolerance; active mode	I _{LOAD} = 1 mA to 50 mA; V _S = 13.5 V	-3		3	%
V _{hc1}	Output voltage tolerance; active mode	I _{LOAD} = 50 mA to 80 mA; V _S = 13.5 V	-4		4	%
V ₂	Output voltage tolerance; active mode; high current	I _{LOAD} = 100 mA; V _S = 13.5 V	-6		6	%
V _{STB2}	Output voltage tolerance V _{1_standby} mode	I _{LOAD} = 1 mA; V _S = 13.5 V	-6.5		6.5	%
V	Drop-out voltage	$I_{LOAD} = 25 \text{ mA}; V_S = 5.25 \text{ V}$		0.3	0.4	٧
V_{DP2}	Drop-out voltage	$I_{LOAD} = 50 \text{ mA}; V_S = 5.25 \text{ V}$		0.4	0.7	٧
I _{CC2}	Output current in active mode	Max. continuous load current			100	mA
I _{CCmax2}	Short circuit output current	Current limitation	150	280	450	mA
C _{load}	Load capacitor	Ceramic (+/- 20%)	0.22 ⁽¹⁾			μF
V _{2fail}	V ₂ fail threshold	V ₂ forced		2		٧

Nominal capacitor value required for stability of the regulator. Tested with 220nF ceramic (+/- 20%). Capacitor must be located close to the regulator output pin.

Table 18. Voltage regulator V₂ (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{V2fail}	V ₂ fail filter time			2		μs
t _{V2short}	V ₂ short filter time			4		ms

Nominal capacitor value required for stability of the regulator. Tested with 220 nF ceramic (+/- 20%). Capacitor must be located close to the regulator output pin

5.5.6 Reset output

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 4.0 V < $V_S \le 28$ V; $T_j = -40^{\circ}$ C to 130°C, unless otherwise specified.

Table 19. Reset output

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{RT1}	Reset threshold voltage 1	V _{V1} decreasing	3.7	3.9	4.1	٧
V _{RT2}	Reset threshold voltage 2	V _{V1} decreasing	4.2	4.3	4.45	٧
V _{RT3}	Reset threshold voltage 3	V _{V1} decreasing	4.25	4.4	4.55	٧
V	Reset threshold voltage 4	V _{V1} decreasing	4.5	4.60	4.75	٧
V _{RT4}		V _{V1} increasing	4.7	4.8	4.9	٧
V _{RESET}	Reset pin low output voltage	V ₁ > 1 V; I _{RESET} = 5 mA		0.2	0.4	V
R _{RESET}	Reset pull up int. resistor		80	110	150	kΩ
t _{RR}	Reset reaction time	I _{LOAD} = 1 mA	6		40	μS
t _{UV1}	V ₁ undervoltage filter time			16		μS
Trd	Reset pulse duration		1.46	2.0	2.5	ms

5.5.7 Watchdog

 $4.5 \text{ V} < \text{V}_{\text{S}} < 28 \text{ V}; 4.8 \text{ V} < \text{V}_{\text{1}} < 5.2 \text{ V}; T_{\text{j}} = -40^{\circ}\text{C}$ to 130°C, unless otherwise specified, see *Figure 31* and *Figure 32*.

Table 20. Watchdog


Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t_{LW}	Long open window		48.75	65	81.25	ms
T _{EFW1}	Early failure window 1				4.5	ms
T _{LFW1}	Late failure window 1		20			ms
T _{SW1}	Safe window 1		7.5		12	ms
T _{EFW2}	Early failure window 2				22.3	ms
T _{LFW2}	Late failure window 2		100			ms
T _{SW2}	Safe window 2		37.5		60	ms
T _{EFW3}	Early failure window 3				45	ms

58/128 Doc ID 023553 Rev 3

Table 20. Watchdog (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
T _{LFW3}	Late failure window 3		200			ms
T _{SW3}	Safe window 3		75		120	ms
T _{EFW4}	Early failure window 4				90	ms
T _{LFW4}	Late failure window 4		400			ms
T _{SW4}	Safe window 4		150		240	ms

Figure 31. Watchdog timing (long, early, late and safe window)



Doc ID 023553 Rev 3

59/128




Figure 32. Watchdog early, late and safe windows

5.5.8 High side outputs

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; T_j = -40°C to 130°C, unless otherwise specified.

Table 21. Output (OUT_HS)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
	Static drain source on-	$T_j = 25^{\circ}C$		1.0	2.0	Ω
R _{DS(on)}	resistance (I _{OUT_HS} = 150 mA)	T _j = 125°C		1.6	3	Ω
t _{d(on)}	Switch on delay time	0.2 V _S	5	35	60	μs
t _{d(off)}	Switch off delay time	0.8 V _S	40	95	150	μs
t _{SCF}	Short circuit filter time	Tested by scan chain		64 * T _{OSC}		
t _{d_ARHS}	Auto recovery filter time	Tested by scan chain		400 * T _{OSC}		
dV _{OUT} /dt	Slew rate		0.18	0.5	0.8	V/µs
I _{OUT}	Short circuit shut down current		480	900	1320	mA
I _{OLD}	Open load detection current		40	80	120	mA
t _{OLDT}	Open load detection time	Tested by scan chain		64 * T _{OSC}		
I _{FW} (1)	Loss of GND current (ESD structure)		100			mA

^{1.} Parameter guaranteed by design.

64 * T_{OSC}

Symbol Parameter Test condition Min. Max. Unit Тур. Static drain source on-7 resistance $I_{LOAD} = 60 \text{ mA}; T_i = 25^{\circ}\text{C}$ 13 Ω R_{DS(ON)} $(I_{OUT_HS} = 150 \text{ mA})$ Short circuit shut down $8 \text{ V} < \text{V}_{\text{S}} < 16 \text{ V}$ 140 235 350 mA IOUT current 2 Open load detection current 0.9 4.5 mΑ IOLD 8.0 dV_{OUT}/dt | Slew rate 0.2 0.5 V/µs 5 Switch ON delay time $0.2 V_S$ 35 60 μs t_{d(on)} 0.8 V_S 150 Switch OFF delay time 30 95 t_{d(off)} μs 64 * T_{OSC} Tested by scan chain Short circuit filter time t_{SCF} $I_{\text{FW}}^{~(1)}$ Loss of GND current (ESD 100 mΑ structure)

Table 22. Outputs (OUT1...4)

Open load detection time

5.5.9 Relay drivers

t_{OLDT}

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; T_j = -40 to 130°C, unless otherwise specified.

Tested by scan chain

Table 23. Relay drivers

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R _{DS(on)}	DC output resistance	$I_{LOAD} = 100 \text{ mA at T}_j = 25^{\circ}\text{C}$		2	3	Ω
I _{OUT}	Short circuit shut down current	8 V < V _S < 16 V	250	375	500	mA
V _Z	Output clamp voltage	I _{LOAD} = 100 mA	40		48	٧
t _{ONHL}	Turn on delay time to 10% V _{OUT}		5	50	100	μs
t _{OFFLH}	Turn off delay time to 90% V _{OUT}		5	50	100	μs
t _{SCF}	Short circuit filter time	Tested by scan chain		64*T _{OSC}		
dV _{OUT} /dt	Slew rate		0.2	2	4	V/µs

^{1.} The output is capable to switch off relay coils with the impedance of R_L = 160 Ω ; L = 300 mH (R_L = 220 Ω ; L = 420 mH); at V_S = 40 V (Load dump condition)

^{1.} Parameter guaranteed by design.

5.5.10 Wake up inputs (WU1 ... WU3)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; T_i = -40 to 130°C, unless otherwise specified.

Table 24. Wake-up inputs

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{WUthp}	Wake-up negative edge threshold voltage		0.4 V _S	0.45 V _S	0.5 V _S	٧
V _{WUthn}	Wake-up positive edge threshold voltage		0.5 V _S	0.55 V _S	0.6 V _S	٧
V _{HYST}	Hysteresis		0.05 V _S	0.1 V _S	0.15 V _S	V
t _{WU_stat}	Static wake filter time			64 * T _{OSC}		μs
I _{WU_stdby}	Input current in standby mode	V _{WU} < 1 V or V _{WU} > (V _S – 1.5 V)	9	15	28	μΑ
R _{WU_act}	Input resistor to GND in active mode and in standby mode during wake-up input sensing		80	160	300	kΩ
t _{WU_cyc}	Cyclic wake filter time			16		μs

5.5.11 High speed CAN transceiver^(d)

Selective wake functionality according to ISO 11898-6

Table 25. CAN communication operating range

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{SCOM}	Supply voltage operating range for CAN communication	Active mode, V ₁ = V _{CANSUP}	5.5		18	V

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V_{CANSUP} \leq 5.2 V; T_{junction} = -40°C to 130°C, unless otherwise specified. -12 V = (CANH + CANL) / 2 = 12 V.

Table 26. CAN transmit data input: pin TxDC

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{TXDCLOW}	Input voltage dominant level	Active mode, V ₁ = 5 V	1.35	1.8		V
V _{TXDCHIGH}	Input voltage recessive level	Active mode, V ₁ = 5 V		2.5	3	V
V _{TXDCHYS}	V _{TXDCHIGH} - V _{TXDCLOW}	Active mode, V ₁ = 5 V	0.7	1		V
R _{TXDCPU}	TxDC pull up resistor	Active Mode, V ₁ = 5 V	10	20	35	kΩ

d. ISO 11898-2 and ISO 11898-5 compliant.
 SAE J2284 compliant.

577

62/128 Doc ID 023553 Rev 3

Table 27. CAN receive data output: pin RxDC

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{RXDCLOW}	Output voltage dominant level	Active mode, V ₁ = 5 V; 2 mA		0.2	0.5	V
V _{RXDCHIGH}	Output voltage recessive level	Active mode, V ₁ = 5 V; 2 mA	4.5			V

Table 28. CAN transmitter and receiver: pins CANH and CANL

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{CANHdom}	CANH voltage level in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW}$; $R_L = 60 \Omega$; $R_L = 50 \Omega$	2.75		4.5	V
V _{CANLdom}	CANL voltage level in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $R_L = 60 \Omega; R_L = 50 \Omega$	0.5		2.25	V
V _{DIFF,domOUT}	Differential output voltage in dominant state: V _{CANHdom} - V _{CANLdom}	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $R_L = 60 \ \Omega; \ R_L = 50 \ \Omega$	1.5		3	V
V _{CM}	Driver symmetry: V _{CANHdom} +V _{CANLdom}	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $R_L = 60 \Omega$	0.9 * V _{CANSUP}	V _{CANSUP}	1.1 * V _{CANSUP}	V
V _{CANHrec}	CANH voltage level in recessive state (Normal Mode)	Active mode; V _{TXDC} = V _{TXDCHIGH} ; No load	2	2.5	3	V
V _{CANLrec}	CANL voltage level in recessive state (Normal Mode)	Active mode; V _{TXDC} = V _{TXDCHiGH} ; No load	2	2.5	3	V
V _{CANHrecLP}	CANH voltage level in recessive state (Low Power Mode)	V _{1_standby} mode; V _{TXDC} = V _{TXDCHIGH} ; No load	-0.1	0	0.1	V
V _{CANLrecLP}	CANL voltage level in recessive state (Low Power Mode)	V _{1_standby} mode; V _{TXDC} = V _{TXDCHiGH} ; No load	-0.1	0	0.1	V
V _{DIFF,recOUT}	Differential output voltage in recessive state (Normal Mode): V _{CANHrec} - V _{CANLrec}	Active mode; V _{TXDC} = V _{TXDCHIGH} ; No load	-50		50	mV
V _{DIFF,recOUTLP}	Differential output voltage in recessive state (Low Power Mode): V _{CANHrec} - V _{CANLrec}	V _{1_standby} mode; V _{TXDC} = V _{TXDCHIGH} ; No load	-50		50	mV
V _{CANHL,CM}	Common mode Bus voltage	Measured with respect to the ground of each CAN node	-12		12	V

Doc ID 023553 Rev 3

63/128

Table 28. CAN transmitter and receiver: pins CANH and CANL (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
I _{OCANH,dom} (0V)	CANH output current in dominant state	Active mode; V _{TXDC} = V _{TXDCLOW} ; V _{CANH} = 0 V	-160	-75	-45	mA
I _{OCANL,dom} (5V)	CANL output current in dominant state	Active mode; V _{TXDC} = V _{TXDCLOW} ; V _{CANL} = 5 V	45	75	160	mA
IOCANH,dom (40V)	CANH output current in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $V_{CANH} = 40 \text{ V};$ $V_{CANL} = 0 \text{ V};$ $V_{S} = 40 \text{ V}$	0	2	5	mA
I _{OCANL,dom} (40V)	CANL output current in dominant state	Active mode; V _{TXDC} = V _{TXDCLOW} ; V _{CANL} = 40 V; V _{CANH} = 0 V; V _S = 40 V	47	75	160	mA
I _{leakage} ,CANH	Input leakage current	$\begin{split} &\text{Unpowered device;}\\ &V_{BUS} = 5 \text{ V;}\\ &- V_{cansupply} \text{ connect}\\ &0 \ \Omega \text{ to GND}\\ &- V_{cansupply} \text{ connect}\\ &47 \ \text{k}\Omega \text{ to GND}^{(1)} \end{split}$	-10	I	10	μА
I _{leakage,} CANL	Input leakage current	$\begin{array}{l} \text{Unpowered device;} \\ V_{BUS} = 5 \text{ V;} \\ - \text{ V}_{\text{cansupply}} \text{ connect} \\ 0 \ \Omega \text{ to GND} \\ - \text{ V}_{\text{cansupply}} \text{ connect} \\ 47 \text{ k}\Omega \text{ to GND}^{(1)} \end{array}$	-10	_	10	μΑ
R _{in}	Internal resistance	Active mode & V _{1- standby} mode; V _{TXDC} = V _{TXDCHIGH} ; No load	20	27.5	38	kΩ
R _{in,matching}	Internal Resistor matching CANH,CANL	$\label{eq:local_control_control} \begin{split} & \text{Active mode } \& \\ & \text{$V_{1_standby}$ mode;} \\ & \text{$V_{TXDC} = V_{TXDCHIGH}$;} \\ & \text{No load;} \\ & \text{$R_{in(CANH)} - R_{in(CANL)}$} \end{split}$			3	%
R _{in,diff}	Differential internal resistance	Active mode & V _{1_standby} mode; V _{TXDC} = V _{TXDCHIGH} ; No load	50	60	75	kΩ
C _{in}	Internal capacitance	Guaranteed by design		20	40	pF
C _{in,diff}	Differential internal capacitance	Guaranteed by design		10	20	pF

64/128 Doc ID 023553 Rev 3

Table 28. CAN transmitter and receiver: pins CANH and CANL (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V_{THdom}	Differential receiver threshold voltage recessive to dominant state (Normal Mode)	Active mode			0.9	V
V _{THdomLP}	Differential receiver threshold voltage recessive to dominant state (Low Power Mode)	V _{1_standby} mode			1.15	V
V _{THrec}	Differential receiver threshold voltage dominant to recessive state (Normal Mode)	Active mode	0.5			V
V _{THrecLP}	Differential receiver threshold voltage dominant to recessive state (Low Power Mode)	V _{1_standby} mode	0.4			V

^{1.} Guaranteed by design.

Table 29. CAN transceiver timing

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{TXpd,hl}	Propagation delay TxDC to RxDC (high to low)	Active mode; R_L = 120 Ω ; C_L = 100 pF; C_{RXDC} = 15 pF; f_{TXDC} = 250 kHz			255	ns
t _{TXpd,lh}	Propagation delay TxDC to RxDC (low to high)	Active mode; R_L = 120 Ω ; C_L = 100 pF; C_{RXDC} = 15 pF; f_{TXDC} = 250 kHz			255	ns
t _{filter}	Wake up filter time		0.5		5	μs
t _{dom(TxDC)}	TxDC dominant time- out	Tested by scan and oscillator	0.8	2	5	ms
t _{CAN}	CAN permanent dominant time-out			700		μs
t _{silence}	CAN timeout		600	700	1200	ms
t _{BIAS}	Bias reaction time	$R_L = 60 \Omega; C_L = 100 pF;$ $C_{GND} = 100 pF$			200	μs
t _{V1swon}	V ₁ switch-on time after reception of a valid WUF in V _{Bat-standby} Mode				50	μs

5.5.12 LIN transceiver^(e)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; T_{junction} = -40°C to 130°C, unless otherwise specified.

Table 30. LIN transmit data input: pin TxD

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{TXDLOW}	Input voltage dominant level	Active mode; V ₁ = 5 V	1,35	1.8		V
V _{TXDHIGH}	Input voltage recessive level	Active mode; V ₁ = 5 V		2.5	3	V
V _{TXDHYS}	V _{TXDHIGH} - V _{TXDLOW}	Active mode; V ₁ = 5 V	0.7	1		٧
R _{TXDPU}	TXD pull up resistor	Active Mode; V ₁ = 5 V	10	20	35	kΩ

Table 31. LIN receive data output: pin RxD

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{RXDLOW}	Output voltage dominant level	Active mode; V ₁ = 5 V; 2 mA		0.2	0.5	٧
V _{RXDHIGH}	Output voltage recessive level	Active mode; V ₁ = 5 V; 2 mA	4.5			٧

Table 32. LIN transmitter and receiver: pin LIN

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V_{THdom}	Receiver threshold voltage recessive to dominant state		0.4 V _S	0.45 V _S	0.5 V _S	V
V _{Busdom}	Receiver dominant state				0.4 V _S	٧
V _{THrec}	Receiver threshold voltage dominant to recessive state		0.5 * V _S	0.55 * V _S	0.6 * V _S	٧
V _{Busrec}	Receiver recessive state		0.6 V _S			٧
V _{THhys}	Receiver threshold hysteresis: V _{THrec} - V _{THdom}		0.07 * V _S	0.1 * V _S	0.175 * V _S	V
V _{THcnt}	Receiver tolerance center value: (V _{THrec} +V _{THdom})/2		0.475 * V _S	0.5 * V _S	0.525 * V _S	V
V_{THwkup}	Receiver wakeup threshold voltage		1.0	1.5	2	V

e. LIN 2.1 compliant for Baud rates up to 20 kBit/s. SAE J2602 compatible.

Table 32. LIN transmitter and receiver: pin LIN (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{THwkdwn}	Receiver wakeup threshold voltage		V _S - 3.5	V _S - 2.5	V _S - 1.5	V
t _{linbus}	Dominant time for wakeup via bus	Sleep mode; Edge: rec-dom		64 * T _{OSC}		μs
I _{LINDomSC}	Transmitter input current limit in dominant state	$V_{TXD} = V_{TXDLOW};$ $V_{LIN} = V_{BATMAX} = 18 \text{ V}$	40	100	180	mA
I _{bus_PAS_dom}	Input leakage current at the receiver incl. pull- up resistor	$V_{TXD} = V_{TXDHIGH}; V_{LIN} = 0 V;$ $V_{BAT} = 12 V^{(1)}$	-1			mA
I _{bus_PAS_rec}	Transmitter input current in recessive state	In stanby Modes; $V_{TXD} = V_{TXDHIGH}; V_{LIN} > 8 \text{ V}; \\ V_{BAT} < 18 \text{ V}; V_{LIN} \ge V_{BAT}$			20	μΑ
I _{bus_NO_GND}	Input current if loss of GND at Device	GND = V _S ; 0 V < V _{LIN} < 18 V; V _{BAT} = 12 V	-1		1	mA
I _{bus}	Input current if loss of V _{BAT} at Device	GND = V _S ; 0 V < V _{LIN} < 18 V			100	μΑ
V_{LINdom}	LIN voltage level in dominant state	Active mode; V _{TXD} = V _{TXDLOW} ; I _{LIN} = 40 mA			1.2	V
V_{LINrec}	LIN voltage level in recessive state	Active mode; $V_{TXD} = V_{TXDHIGH}$; $I_{LIN} = 10 \mu A$	0.8 * V _S		1	٧
R _{LINup}	LIN output pull up resistor	V _{LIN} = 0 V	20	40	60	kΩ
C _{LIN}	LIN input capacitance				90	pF

^{1.} Slave mode.

Table 33. LIN transceiver timing

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{RXpd}	Receiver propagation delay time	$\begin{split} t_{RXpd} &= max(t_{RXpdr}, t_{RXpdf}); \\ t_{RXpdf} &= t(0.5 \ V_{RXD}) - t(0.45 \ V_{LIN}); \\ t_{RXpdr} &= t(0.5 \ V_{RXD}) - t(0.55 \ V_{LIN}); \\ V_S &= 12 \ V; \ C_{RXD} = 20 \ pF; \\ R_{bus} &= 1 \ k\Omega; \ C_{bus} = 1 \ nF; \\ R_{bus} &= 660 \ \Omega; \ C_{bus} = 6.8 \ nF; \\ R_{bus} &= 500 \ \Omega; \ C_{bus} = 10 \ nF \end{split}$			6	μs
t _{RXpd_sym}	Symmetry of receiver propagation delay time (rising vs. falling edge)	$t_{\text{RXpd_sym}} = t_{\text{RXpdr}} - t_{\text{RXpdf}};$ $V_{\text{S}} = 12 \text{ V}; \text{ R}_{\text{bus}} = 1 \text{ k}\Omega;$ $C_{\text{bus}} = 1 \text{ nF}; C_{\text{RXD}} = 20 \text{ pF}$	-2		2	μs

Table 33. LIN transceiver timing (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
D1	Duty Cycle 1	$\begin{split} &TH_{Rec}(max) = 0.744 * V_S; \\ &TH_{Dom}(max) = 0.581 * V_S; \\ &V_S = 7 \text{ V to 18 V; } t_{bit} = 50 \mu\text{s;} \\ &D1 = t_{bus_rec}(min) / (2 * t_{bit}); \\ &R_{bus} = 1 k\Omega; C_{bus} = 1 n\text{F;} \\ &R_{bus} = 660 \Omega; C_{bus} = 6.8 n\text{F;} \\ &R_{bus} = 500 \Omega; C_{bus} = 10 n\text{F} \end{split}$	0.396			
D2	Duty Cycle 2	$\begin{split} &TH_{Rec}(min) = 0.422 \ ^{\star} V_{S}; \\ &TH_{Dom}(min) = 0.284 \ ^{\star} V_{S}; \\ &V_{S} = 7.6 \ V \ to \ 18 \ V; \ t_{bit} = 50 us; \\ &D2 = t_{bus_rec}(max) \ / \ (2 \ ^{\star} t_{bit}); \\ &R_{bus} = 1 \ k\Omega; \ C_{bus} = 1 \ nF; \\ &R_{bus} = 660 \ \Omega; \ C_{bus} = 6.8 \ nF; \\ &R_{bus} = 500 \ \Omega; \ C_{bus} = 10 \ nF \end{split}$			0.581	
D3	Duty Cycle 3	$\begin{split} &TH_{Rec}(max) = 0.778 \ ^{\star} V_{S}; \\ &TH_{Dom}(max) = 0.616 \ ^{\star} V_{S}; \\ &V_{S} = 7 \ V \ to \ 18 \ V; \ t_{bit} = 96 \ \mu s; \\ &D3 = t_{bus_rec}(min) \ / \ (2 \ ^{\star} t_{bit}); \\ &R_{bus} = 1 \ k\Omega; \ C_{bus} = 1 \ nF; \\ &R_{bus} = 660 \ \Omega; \ C_{bus} = 6.8 \ nF; \\ &R_{bus} = 500 \ \Omega; \ C_{bus} = 10 \ nF \end{split}$	0.417			
D4	Duty Cycle 4	$\begin{split} & TH_{Rec}(min) = 0.389 \ ^{\star} V_{S}; \\ & TH_{Dom}(min) = 0.251 \ ^{\star} V_{S}; \\ & V_{S} = 7.6 \ V \ to \ 18 \ V; \ t_{bit} = 96 \ \mu s; \\ & D4 = t_{bus_rec}(max) \ / \ (2 \ ^{\star} t_{bit}); \\ & R_{bus} = 1 \ k\Omega; \ C_{bus} = 1 \ nF; \\ & R_{bus} = 660 \ \Omega; \ C_{bus} = 6.8 \ nF; \\ & R_{bus} = 500 \ \Omega; \ C_{bus} = 10 \ nF \end{split}$			0.590	
t _{dom(TXDL)}	TXDL dominant time-out			12		ms
t _{LIN}	LIN permanent recessive time-out			40		μs
T _{dom(bus)}	LIN Bus permanent dominant time-out			12		ms

Table 34. LIN pull-up: pin LINPU

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R _{DS(on)}	ON resistance		_	10.5	16	Ω
I _{leak}	Leakage current		_		1	μΑ




Figure 33. LIN transmit, receive timing

5.5.13 Operational amplifier

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; T_j = -40°C to 130°C, unless otherwise specified.

Table 35. Operational amplifier

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
GBW	GBW product		1	3.5	7.0	MHz
AVOL _{DC}	DC open loop gain		80			dB
PSRR	Power supply rejection	DC, V _{IN} = 150 mV	80			dB
V _{off}	Input offset voltage		-5		+5	mV
V _{ICR}	Common mode input range		-0.2	0	3	V
V _{OH}	Output voltage range high	I _{LOAD} = 1 mA to GND	V _S - 0.2		Vs	٧
V _{OL}	Output voltage range low	$I_{LOAD} = 1 \text{ mA to } V_S$	0		0.2	٧
I _{Lim+}	Output current limitation +	DC	10	15	30	mA
I _{lim-}	Output current limitation -	DC	-10	-15	-30	mA
SR+	Slew rate positive		1	4	10	V/µs
SR-	Slew rate negative		-1	-4	-10	V/µs

Note: The operational amplifier is on-chip stabilized for external capacitive loads $C_L \le 25 pF$ (all operating conditions)

5.5.14 SPI

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin.

6 V < V_S < 18 V; 4.5 V < V_1 < 5.3 V; all outputs open; T_j = -40°C to 130°C, unless otherwise specified.

Table 36. Input: CSN

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{CSNLOW}	Input voltage low level	Normal mode, V ₁ = 5 V	1.35	1.8		V
V _{CSNHIGH}	Input voltage high level	Normal mode, V ₁ = 5 V		2	2.9	V
V _{CSNHYS}	V _{CSNHIGH} - V _{CSNLOW}	Normal mode, V ₁ = 5 V	0.6	1.0	1.5	V
I _{CSNPU}	CSN pull up resistor	Normal mode, V ₁ = 5 V	10	20	35	kΩ

Table 37. Inputs: CLK, DI

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{set}	Delay time from standby to active mode	Switching from standby to active mode. Time until output drivers are enabled after CSN going to high.		160	300	μs
V _{IN L}	Input low level	V ₁ = 5 V	1.35	2.05	2.75	٧
V _{IN H}	Input high level	V ₁ = 5 V	1.9	2.8	3.7	V
V _{IN Hyst}	Input hysteresis	V ₁ = 5 V	0.4	0.75	1.5	V
I _{in}	Pull down current at input	V _{IN} = 1.5 V	5	30	60	μΑ
C _{in} ⁽¹⁾	Input capacitance at input CSN, CLK, DI and PWM _{1,2}	0 V < V ₁ < 5.3 V		10	15	pF
f _{CLK}	SPI input frequency at CLK				1	MHz

^{1.} Value of input capacity is not measured in production test. Parameter guaranteed by design.

Table 38. DI timing⁽¹⁾

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{CLK}	clock period	V ₁ = 5 V	1000	_		ns
t _{CLKH}	clock high time	V ₁ = 5 V	400	_		ns
t _{CLKL}	clock low time	V ₁ = 5 V	400	_		ns
t _{set CSN}	CSN setup time, CSN low before rising edge of CLK	V ₁ = 5 V	400	_		ns
t _{set CLK}	CLK setup time, CLK high before rising edge of CSN	V ₁ = 5 V	400	_		ns
t _{set DI}	DI setup time	V ₁ = 5 V	200	_		ns

70/128 Doc ID 023553 Rev 3

Table 38. DI timing⁽¹⁾ (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{hold DI}	DI hold time	V ₁ = 5 V	200	_		ns
	rise time of input signal DI, CLK, CSN			-	100	ns
t _{f in}	fall time of input signal DI, CLK, CSN	V ₁ = 5 V		_	100	ns

^{1.} See Figure 35: SPI input timing.

Table 39. Output: DO

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V_{DOL}	output low level	$V_1 = 5 \text{ V}; I_D = -4 \text{ mA}$			0.5	V
V _{DOH}	output high level	V = 5 V; I _D = 4 mA	4.5			V
I _{DOLK}	tristate leakage current	$V_{CSN} = V_1; 0 V < V_{DO} < V_1$	-10		10	μΑ
C _{DO}	tristate input capacitance	$V_{CSN} = V_1;$ 0 V < V ₁ < 5.3 V ⁽¹⁾		10	15	pF

^{1.} Value of input capacity is not measured in production test. Parameter guaranteed by design.

Table 40. DO timing⁽¹⁾

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{r DO}	DO rise time	C _L = 100 pF; I _{LOAD} = -1 mA	_	50	100	ns
t _{f DO}	DO fall time	C _L = 100 pF; I _{LOAD} = 1 mA	_	50	100	ns
t _{en DO tri L}	DO enable time from tristate to low level	$C_L = 100 \text{ pF; } I_{LOAD} = 1 \text{ mA;}$ pull-up load to V_1		50	250	ns
t _{dis DO L tri}	DO disable time from low level to tristate	$C_L = 100 \text{ pF}; I_{LOAD} = 4 \text{ mA};$ pull-up load to V_1	_	50	250	ns
t _{en DO tri H}	DO enable time from tristate to high level	C _L = 100 pF; I _{LOAD} = -1 mA; pull-down load to GND	_	50	250	ns
t _{dis DO H tri}	DO disable time from high level to tristate	C _L = 100 pF; I _{LOAD} = -4 mA; pull-down load to GND	_	50	250	ns
t _{d DO}	DO delay time	$V_{DO} < 0.3 V_1; V_{DO} > 0.7 V_1;$ $C_L = 100 pF$	_	50	250	ns

^{1.} See Figure 36: SPI output timing (part 1).

Table 41. CSN timing⁽¹⁾

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{CSN_HI,min}	Minimum CSN HI time, active mode	Transfer of SPI-command to Input Register	6			μs
t _{CSNfail}	CSN low timeout		20	35	50	ms

^{1.} See Figure 37: SPI CSN - output timing.

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; all outputs open; T_j = -40°C to 130°C, unless otherwise specified

Table 42. RXDL/NINT, RXDC/NINT timing

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{Interupt}	Interrupt pulse duration		_	56	_	μs


5.5.15 Inputs TxDC and TxDL for Flash Mode

6 V \leq V $_{S}$ \leq 18 V; 4.5 V \leq V $_{1}$ \leq 5.3 V; T $_{j}$ = -40°C to 130°C; voltages are referred to PGND, all outputs open

Table 43. Inputs: TxDC and TxDL for Flash Mode

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{flashL}	Input low level (V _{TXDC/L} for exit from Flash Mode)	V ₁ = 5 V	7.1	8.4	9.0	٧
V _{flashH}	V _{flashH} Input high level (V _{TXDC/L} for transition into Flash Mode)	V ₁ = 5 V	8.3	9.4	10.0	V
V _{flashHYS}	Input voltage hysteresis	V ₁ = 5 V	0.8	1.0	1.2	V

Figure 34. SPI - transfer timing diagram



The SPI can be driven by a micro controller with its SPI peripheral running in following mode: CPOL = 0 and CPHA = 0.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

72/128 Doc ID 023553 Rev 3

Figure 35. SPI input timing





Figure 36. SPI output timing (part 1)



57

Figure 37. SPI CSN - output timing





Figure 38. SPI - CSN low to high transition and global status bit access



6 ST SPI

6.1 SPI communication flow

6.1.1 General description

The SPI communication is based on a standard SPI interface structure using CSN (Chip Select Not), SDI (Serial Data In), SDO (Serial Data Out/Error) and SCK (Serial Clock) signal lines.

At device start-up the master reads the *<SPI-frame-ID>* register (ROM address 3EH) of the slave device. This 8-bit register indicates the SPI frame length (24bit) and the availability of additional features.

Each communication frame consists of an instruction byte which is followed by two data bytes.

The data returned on SDO within the same frame always starts with the <Global Status> register. It provides general status information about the device. It is followed by two data bytes (i. e. 'In-frame-response').

For Write cycles the *<Global Status>* register is followed by the previous content of the addressed register.

For Read cycles the <Global Status> register is followed by the content of the addressed register.

A Write command is only accepted as a valid command by the device if the counted number of clocks is exact 24, otherwise the command is rejected.

Command Byte

Each communication frame starts with a command byte. It consists of an operating code which specifies the type of operation (<Write>, <Read>, <Read and Clear>, <Read Device Information>) and a 6 bit address. If less than 6 address bits are required, the remaining bits are unused but are reserved.

Table 44. Command Byte

MSB							LSB
Op C	Code			Add	ress		
OC1	OC0	A 5	A4	А3	A2	A1	A0

OCx: Operating Code

Ax: Address

6.1.2 Operating code definition

Table 45. Operating code definition

OC1	OC0	Meaning				
0	0	<write mode=""></write>				
0	1	<read mode=""></read>				
1	0	<read and="" clear="" status=""></read>				
1	1	<read device="" information=""></read>				

The <Write Mode> <Read Mode> and <Read and Clear Status> operations allow access to the RAM of the device, i. e. to write to control registers or read status information.

A <Read and Clear Status> operation addressed to a device specific status register reads back and subsequently clear this status register.

A <Read and Clear Status> operation with address 3FH clears all status registers (including the Global Status Register). Configuration Register is read by this operation.

<Read Device Information> allows access to the ROM area which contains device related information such as the product family, product name, silicon version, register width and availability of a watchdog.

More detailed descriptions of the Device Information are available in 'Read Device Information'.

6.1.3 Global Status Register

Table 46. Global status register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Comm error	Not (chip reset OR comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

6.1.4 Configuration register^(f)

The <Configuration> register is accessible at RAM address 3FH.

For the Config Register, the 8 bits are located in the low byte (LSB).

The Configuration Register is implemented for compliance purpose to ST SPI Standard.


Table 47. Configuration register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	0	0	WD trigger

<WD Trigger>: This Bit is reserved to serve the watchdog.


f. See Section 6.2 for details.

Figure 39. Read configuration register



The configuration register is implemented for compliance with ST standard SPI 3.0 and contains only the watchdog trigger bit at D0.

Figure 40. Write configuration register



^{1.} The configuration register is implemented for compliance with ST standard SPI 3.0 and contains only the watchdog trigger bit at D0.

577

6.1.5 Address mapping

Table 48. Address mapping

RAM Address	Description	Access
3FH	<configuration></configuration>	R/W
13H	Status Register 3	R
12H	Status Register 2	R
11H	Status Register 1	R
06H	Control Register 6	R/W
05H	Control Register 5	R/W
04H	Control Register 4	R/W
03H	Control Register 3	R/W
02H	Control Register 2	R/W
01H	Control Register 1	R/W
00H	Reserved	R/W

ROM Address	Description	Access
3FH	Reserved	N/A
3EH	<spi frame="" id=""></spi>	R
	Unused	N/A
03H	<pre><pre><pre><pre>code 2></pre></pre></pre></pre>	R
02H	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	R
01H	<silicon version=""></silicon>	R
00H	<id header=""></id>	R

The RAM memory area consists of 16 bit registers.

For the device information (ROM memory area) the eight most significant bits of the memory cell are used. The remaining 8 are zero.

All unused RAM and ROM addresses are read as '0'.

Note: The register definition for RAM address 00H is unused. A register value of all 0 must cause

the device to enter a Fail-Safe state (interpreted as 'SDI stuck to GND' failure).

ROM address 3FH is unused. An attempt to access this address must be recognized as a communication error ('SDI stuck to V_{CC} ' failure) and must cause the device to enter a

Fail-Safe state.

6.1.6 Write operation

The write operation starts with a Command Byte followed by 2, data bytes. The number of data bytes is specified in the <SPI-frame-ID>.

Write command format

Table 49. Write command format: command byte

MSB							LSB
Op (Code			Add	ress		
0	0	A5	A4	А3	A2	A1	A0

Note:

Table 50. Write command format: data byte 1

MSB				_			LSB
D15	D14	D13	D12	D11	D10	D9	D8

Table 51. Write command format: data byte 2

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

OC0, OC1: operating code (00 for 'write' mode)

A0 to A5: address bits

An attempt to write 00H at RAM address 00H is recognized as a failure (SDI stuck to GND). The device enters a Fail-Safe state.

6.1.7 Format of data shifted out at SDO during Write cycle

Table 52. Format of data shifted out at SDO during write cycle: global status register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Communication error	Not (chip reset or comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

Table 53. Format of data shifted out at SDO during write cycle: data byte 1

MSB		Previous content of addressed register					
D15	D14	D13	D12	D11	D10	D9	D8


Table 54. Format of data shifted out at SDO during write cycle: data byte 2

MSB		Previous	content of	addressed re	egister		LSB
D7	D6	D5	D4	D3	D2	D1	D0

Failures are indicated by activating the corresponding bit of the <Global Status> register.

The returned data byte(s) represent(s) the previous content of the accessed register

Figure 41. Format of data shifted out at SDO during write cycle



6.1.8 Read operation

Table 55. Read command format: command byte

MSB							LSB
Op (Code			Add	ress		
0	1	A5	A4	А3	A2	A1	A0

Table 56. Read command format: data byte 1

MSB							LSB	
0	0	0	0	0	0	0	0	

Table 57. Read command format: data byte 2

MSB							LSB
0	0	0	0	0	0	0	0

OC0, OC1: operating code (01 for 'read' mode)

A0 to A5: Address Bits

6.1.9 Format of data shifted out at SDO during Read cycle

Table 58. Format of data shifted out at SDO during read cycle: global status register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Communication error	Not (chip reset OR comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

Table 59. Format of data shifted out at SDO during read cycle: data byte 1

MSB		Previous content of addressed register					
D15	D14	D13	D12	D11	D10	D9	D8


Table 60. Format of data shifted out at SDO during read cycle: data byte 2

MSB		Previous content of addressed register					
D7	D6	D5	D4	D3	D2	D1	D0

Failures are indicated by activating the corresponding bit of the <Global Status> register.

The returned data byte(s) represent(s) the content of the register to be read.

Figure 42. Format of data shifted out at SDO during read cycle



82/128 Doc ID 023553 Rev 3

6.1.10 Read and Clear Status Operation

The 'Read and Clear Status' operation starts with a Command Byte followed 2 data bytes. The number of data bytes is specified in the *<SPI-frame-ID>*. The content of the data bytes is 'don't care'. The content of the addressed Status Register is transferred to SDO within the same frame ('in-frame response') and is subsequently cleared.

A 'Read and Clear Status' operation with address 3FH clears all Status registers (incl. the *<Global Status>* register). The Configuration Register is read by this operation.

Table 61. Read and clear status command format: command byte

MSB							LSB
Ор (Code			Add	ress		
1	0	A5	A4	A3	A2	A1	A0

Table 62. Read and clear status command format: data byte 1

MS	В							LSB
0		0	0	0	0	0	0	0

Table 63. Read and clear status command format: data byte 2

MSB							LSB
0	0	0	0	0	0	0	0

OC0, OC1: operating code (10 for 'read and clear status' mode)

A0 to A5: address bits

Format of data shifted out at SDO during 'Read and Clear Status' operation

Table 64. Format of data shifted out at SDO during read and clear status: global status register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Communication error	Not (chip reset OR comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

Table 65. Format of data shifted out at SDO during read and clear status: data byte 1

MSB		Previous	content of	addressed re	egister		LSB
D15	D14	D13	D12	D11	D10	D9	D8


Table 66. Format of data shifted out at SDO during read and clear status: data byte 2

MSB		Previous	content of	addressed re	egister		LSB
D7	D6	D5	D4	D3	D2	D1	D0

Failures are indicated by activating the corresponding bit of the <Global Status> register.

The returned data byte(s) represent(s) the content of the register to be read.

Figure 43. Format of data shifted out at SDO during read and clear status operation



6.1.11 Read device information

The device information is stored at the ROM addresses defined below and is read using the respective operating code.

Table 67. Read device information

Op 0	Code	ROM address	Device information	Value	
OC1	OC0	now address	Device information		
1	1	3FH	Reserved	00	
1	1	3EH	<spi frame="" id=""> Includes frame width and availability of watchdog</spi>	42 Hex	
1	1	04H to 3DH	unused	00	
1	1	03H	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	27h	
1	1	02H	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	4Bh	

Table 67. Read device information (continued)

Op Code OC1 OC0		ROM address	Device information	Value
		now address	Device information	value
1	1	01H	<silicon version=""> Indicates Design Version</silicon>	According to silicon version
1	1	00H	<id header=""> Device family max address of device information</id>	43 Hex

The <ID-Header> (ROM address 00H) indicates the product family and specifies the highest address which contains product information

Table 68. ID-header

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0	1	0 0		0	0	1	1			
Family I	dentifier	Highest address containing device information								

<Family Identifier>: 01 Hex (BCD)

<Highest address>: 03 Hex

Table 69. Family identifier

Bit 7	Bit 6	Meaning
0	0	VIPower
0	1	BCD
1	0	VIPower hybrid
1	1	TBD

The <Product Code 1> (ROM address 02H) and <Product Code 2> (ROM address 03H) represents a unique code to identify the product name.

<Pre><Pre>code 1>: 4BHex

<Pre><Pre>roduct Code 2>: 27 Hex

The *<Silicon Version>* (ROM address 01H) provides information about the silicon version according to the table below:

Table 70. Silicon version identifier

| Bit 7 | Bit 6 | Bit 6 Bit 5 Bit 4 | | Bit 3 | Bit 2 | Bit 2 Bit 1 | |
|-------|-------|-------------------|--|-------|---------|-------------|--|
| | Rese | erved | | | Silicon | version | |

The *<SPI-frame-ID>* (ROM address 3EH) provides information about the register width (1, 2, 3 bytes) and the availability of 'Burst Mode Read' and watchdog.

Table 71. SPI-frame-ID

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|--------|--------|--------|
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| BR | WD | Х | Х | Х | 32-bit | 24-bit | 16-bit |

BR: Burst-Mode read (1 = Burst-Mode read is supported)

WD: Watchdog (1 = available, 0 = not available)

32-, 24-, 16-bit: width of SPI frame

<Burst Mode>: not supported

<Watchdog>: available <Frame width>: 24 bit

6.2 SPI registers

6.2.1 Overview command byte

Table 72. SPI register: command byte

| Read | /write | Address | | | | | | | | |
|------|--------|---------|---|---|--|--|---|--|--|--|
| х | x x x | | х | х | | | х | | | |

Table 73. SPI register: mode selection

| Read/w | rite | Mode selection | | | | | |
|--------|------|------------------|--|--|--|--|--|
| 0 | 0 | Write | | | | | |
| 0 | 1 | Read | | | | | |
| 1 | 0 | Read and clear | | | | | |
| 1 | 1 | Read device info | | | | | |

Table 74. SPI register: CTRL register selection

| | | CTRL reg | | CTRL register selection | | |
|---|---|----------|---|-------------------------|---|----------------|
| 0 | 0 | 0 | 0 | 0 | 1 | CTRL register1 |
| 0 | 0 | 0 | 0 | 1 | 0 | CTRL register2 |
| 0 | 0 | 0 | 0 | 1 | 1 | CTRL register3 |
| 0 | 0 | 0 | 1 | 0 | 0 | CTRL register4 |
| 0 | 0 | 0 | 1 | 0 | 1 | CTRL register5 |
| 0 | 0 | 0 | 1 | 1 | 0 | CTRL register6 |
| 0 | 0 | 0 | 1 | 1 | 1 | CTRL register7 |
| 0 | 0 | 1 | 0 | 0 | 0 | CTRL register8 |

57

Table 74. SPI register: CTRL register selection (continued)

| | | CTRL reg | | CTRL register selection | | |
|---|---|----------|---|-------------------------|---|------------------------|
| 0 | 0 | 1 | 0 | 0 | 1 | CTRL Register9 |
| 0 | 0 | 1 | 0 | 1 | 0 | CTRL Register10 |
| 0 | 0 | 1 | 0 | 1 | 1 | CTRL Register11 |
| 0 | 0 | 1 | 1 | 0 | 0 | CTRL Register12 |
| 0 | 0 | 1 | 1 | 0 | 1 | CTRL Register13 |
| 0 | 0 | 1 | 1 | 1 | 0 | CTRL Register14 |
| 0 | 0 | 1 | 1 | 1 | 1 | CTRL Register15 |
| 0 | 1 | 0 | 0 | 0 | 0 | CTRL Register16 |
| 1 | 0 | 0 | 0 | 1 | 0 | CTRL Register34 |
| 1 | 0 | 0 | 0 | 1 | 1 | CTRL Register35 |
| 1 | 1 | 1 | 1 | 1 | 1 | Configuration Register |

Table 75. SPI register: STAT register selection

| | | STAT register selection | | | | |
|---|-----------|-------------------------|---|---|---|----------------|
| 0 | 1 0 0 0 1 | | | | | STAT register1 |
| 0 | 1 | 0 | 0 | 1 | 0 | STAT register2 |
| 0 | 1 | 0 | 0 | 1 | 1 | STAT register3 |
| 0 | 1 | 0 | 1 | 0 | 0 | STAT Register4 |
| 0 | 1 | 0 | 1 | 0 | 1 | STAT Register5 |

6.2.2 Overview control register

Table 76. Overview of control register data bytes

| | | 1 st data byte <15:8> | | | | | | | | 2 nd data byte <7:0> | | | | | | |
|----------|-------|----------------------------------|------|------|-----------|------|------|------|------|---------------------------------|-------|---------|--------|----------|---------|------|
| | | Control register 1, data | | | | | | | | | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | оптнѕ | оптня | OUT4 | OUT4 | OUTHS_EXT | OUT3 | OUT2 | OUT1 | REL2 | REL1 | V2 | V2 | Parity | Stby sel | Go Stby | Trig |
| Group | | HS control | | | | | | | | LS | Outpu | t, V2 a | nd mo | de con | trol | |

Table 76. Overview of control register data bytes (continued)

| Table 76. | Ov | Overview of control register data bytes (continued) | | | | | | | | | | | | | | |
|-----------|----------|--|-----------------|---------------|---------------|-------------------------|---------------|---------------|-----------|--------------|-----------------|--------------|--------------|----------------|---------------|---------------|
| | | | 1 st | data by | yte <1 | 5:8> | | | | | 2 nd | data k | yte <7 | ':0> | | |
| | | | | | | | Conti | rol reg | ister 2 | , data | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| Function | Rese | erved | WU3_Filt | WU3_Filt | WU2_Filt | WU2_Filt | WU1_Filt | WU1_Filt | Reserved | WU3_Pu/Pd | WU2_Pu/Pd | WU1_Pu/Pd | Reserved | WU3_EN | WU2_EN | WU1_EN |
| Group | | | ٧ | √ake-u | conti | rol | | | | | V | /ake-u | contr | ol | | |
| | | | | | | | Conti | rol reg | ister 3 | , data | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| Function | Reserved | Reserved T1_Per_MSB T1_Per_LSB Reserved T2_On T2_Per_MSB | | | | | | T2_Per_LSB | Rese | erved | WD_time_MSB | WD_time_LSB | LIN WU En | CAN WU En | Wake Timer En | Wake Time Sel |
| Group | | | • | Timer S | Setting | s | | | | Watch | ndog aı | nd cycl | ic wak | e up se | ettings | |
| | | | | | | | Conti | rol reg | ister 4 | , data | | | | | | |
| Default | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| Function | Reserved | ICMP | OUTHS_rec_en | VLOCK_OUT_EN | Reserved | LS OV/UV
shutdown_en | V1Reset_Level | V1Reset_Level | LIN Pu En | Reserved | Lin TxD Tout En | CAN_ACT | CAN_Loop_En | Rese | erved | CAN_Rec_Only |
| Group | | · | (| Control | (othe | r) | | · | | | Tra | nsceiv | er setti | ngs | | |
| | | | | | | | Conti | rol reg | ister 5 | , data | | | | | | |
| Default | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Reserved | PWM2_OFF_DC_6 | PWM2_OFF_DC_5 | PWM2_OFF_DC_4 | PWM2_OFF_DC_3 | PWM2_OFF_DC_2 | PWM2_OFF_DC_1 | PWM2_OFF_DC_0 | PWM Freq | PWM1_ON_DC_6 | PWM1_ON_DC_5 | PWM1_ON_DC_4 | PWM1_ON_DC_3 | PWM1_ON_DC_2 | PWM1_ON_DC_1 | PWM1_ON_DC_0 |
| Group | | | | PWM2 | setting | g | | | | | l | PWM1 | setting | 3 | | |

88/128 Doc ID 023553 Rev 3

Table 76. Overview of control register data bytes (continued)

| Table 76. | Ov | Overview of control register data bytes (continued) 1 st data byte <15:8> 2 nd data byte <7:0> | | | | | | | | | | | | | | |
|-----------|---------------------------|--|-----------------|---------------|-------------------|---------------|---------------|---------------|----------|--------------|-----------------|--------------|--------------|--------------|--------------|--------------|
| | | | 1 st | data b | yte <1 | 5:8> | | | | | 2 nd | data b | oyte <7 | ' :0> | | |
| | | | | | | | Conti | rol reg | ister 6 | , data | | | | | | |
| Default | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Reserved | PWM4_OFF_DC_6 | PWM4_OFF_DC_5 | PWM4_OFF_DC_4 | PWM4_OFF_DC_3 | PWM4_OFF_DC_2 | PWM4_OFF_DC_1 | PWM4_OFF_DC_0 | Reserved | PWM3_ON_DC_6 | PWM3_ON_DC_5 | PWM3_ON_DC_4 | PWM3_ON_DC_3 | PWM3_ON_DC_2 | PWM3_ON_DC_1 | PWM3_ON_DC_0 |
| Group | | | | PWM4 | setting |) | | | | | ! | PWM3 | setting |) | | |
| | | Control register 7, data | | | | | | | | | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | EXT_ID_15 | EXT_ID_14 | EXT_ID_13 | EXT_ID_12 | EXT_ID_11 | EXT_ID_10 | EXT_ID_9 | EXT_ID_8 | EXT_ID_7 | EXT_ID_6 | EXT_ID_5 | EXT_ID_4 | EXT_ID_3 | EXT_ID_2 | EXT_ID_1 | EXT_ID_0 |
| Group | | | | | | | Selecti | ve Wa | keup S | ettings | ; | | | | | |
| | | Control register 8, data | | | | | | | | | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | R | leserve | ed | ID_10 | 6 ⁻ QI | ID_8 | 1D_7 | 9_0 | ID_5 | ID_4 | ID_3 | ID_2 | ID_1 | 1D_0 | EXT_ID_17 | EXT_ID_16 |
| Group | | | | | | | Selecti | ve Wa | keup S | ettings | ; | | | | | |
| | | | | | | | Conti | rol reg | ister 9 | , data | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Reserved CAN_IDE | | | | | | | | | | | | | | | |
| Group | Selective Wakeup Settings | | | | | | | | | | | | | | | |
| | Control register 10, data | | | | | | | | | | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | | | | Data I | Byte 2 | | | | | | | Data I | Byte 1 | | | |
| Group | | | | | | | Selecti | ve Wa | keup S | ettings | ; | | | | | |

Table 76. Overview of control register data bytes (continued)

| Table 76. | | ervie | | data b | | | utu by | 100 (0 | | acaj | 2 nd | data b | oyte <7 | 7:0> | | |
|-----------|---------------------------|---|--------------------|--------------------|--------------------|--------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------------|--------------------|
| | | | | | | | Contro | ol regi | ster 11 | l, data | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | | | • | Data I | Byte 4 | | II. | | | | | Data I | Byte 3 | II. | l | |
| Group | | | | | | | Selecti | ve Wa | keup S | ettings | ; | | | | | |
| | | | | | | | Contro | ol regi | ster 12 | 2, data | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | | | • | Data I | Byte 6 | | • | | | | | Data I | Byte 5 | • | • | • |
| Group | | | | | | | Selecti | ve Wal | keup S | ettings | ; | | | | | |
| | | | | | | | Contro | ol regi | ster 13 | 3, data | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | | | | Data I | Byte 8 | | • | | | | | Data I | Byte 7 | • | | • |
| Group | | Selective Wakeup Settings | | | | | | | | | | | | | | |
| | | Control register 14, data | | | | | | | | | | | | | | |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | EXT_ID_
Mask_15 | EXT_ID_
Mask_14 | EXT_ID_
Mask_13 | EXT_ID_
Mask_12 | EXT_ID_
Mask_11 | EXT_ID_
Mask_10 | EXT_ID_
Mask_9 | EXT_ID_
Mask_8 | EXT_ID_
Mask_7 | EXT_ID_
Mask_6 | EXT_ID_
Mask_5 | EXT_ID_
Mask_4 | EXT_ID_
Mask_3 | EXT_ID_
Mask_2 | EXT_ID_
Mask_1 | EXT_ID_
Mask_0 |
| Group | | | | | | | Selecti | ve Wa | keup S | ettings | ; | | | | | |
| | | | | | | | Contro | ol regi | ster 15 | 5, data | | | | | | |
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | R | Reserved D_Mask_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | | ID_Mask_4 | ID_Mask_3 | ID_Mask_2 | ID_Mask_1 | ID_Mask_0 | EXT_ID_
Mask_17 | EXT_ID_
Mask_16 |
| Group | | | | | | | Selecti | ve Wa | keup S | ettings | ; | | | | | |
| | Control register 16, data | | | | | | | | | | | | | | | |
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| Function | CR16_30 | CR16_21 | CR16_20 | CR16_14 | CR16_13 | CR16_12 | CR16_11 | CR16_10 | Reserved | Samp 2 | Samp 1 | Samp 0 | Reserved | BR1 | BR2 | SW_EN |
| Group | | | | | | | Selecti | ve Wal | keup S | ettings | ; | | | | | |

90/128 Doc ID 023553 Rev 3

 Table 76.
 Overview of control register data bytes (continued)

| | | | 1 st (| data by | yte <1 | 5:8> | | | | | 2 nd | data k | yte <7 | 7:0> | | |
|----------|---|-----------------------------|-------------------|---------|--------|------|--------|---------|---------|---------|-----------------|---------|---------|---------|---------|---------|
| | | | | | | | Contro | ol regi | ster 34 | 1, data | | | | | | |
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| Function | | | | | | | R | eserve | ed | | | | | | | WD_EN |
| | | Control Register 35, data | | | | | | | | | | | | | | |
| Defaults | 0 | 0 0 0 0 0 0 0 0 0 1 1 1 | | | | | | | | | | | | 0 | | |
| Function | | | | R | eserve | ed | | | | CR35_25 | CR35_24 | CR35_23 | CR35_22 | CR35_21 | CR35_20 | CR35_10 |
| | | | | | | C | onfigu | ration | Regis | ter, da | ta | | | | | |
| Defaults | 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | | | | | | 0 | | |
| Function | | | | | | | | | | | | | | | TRIG | |

Note: Reserved bit must be kept at their default values.

Writing to other register address is not allowed

6.2.3 Control Register 1

Table 77. Control register 1: command and data bytes

| | | Com | mand | byte | | | | 1 st data byte | 2 nd data byte |
|--------------------|---|-----|------|------|---|---|---|---------------------------|---------------------------|
| Read/write Address | | | | | | | | | |
| Х | Х | 0 | 0 | 0 | 0 | 0 | 1 | Data, 8bit | Data, 8 bit |

Table 78. Control register 1, data bytes

| | | | 1 st d | ata b | yte <1 | 5:8> | | | | | 2 nd | data k | oyte < | 7:0> | | |
|----------|---------|---------|-------------------|--------|-----------|------|------|------|------|------|-----------------|--------|--------|----------|---------|------|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | OUTHS_2 | 0UTHS_1 | OUT4_2 | OUT4_1 | OUTHS_EXT | OUT3 | OUT2 | OUT1 | REL2 | REL1 | V2_2 | V2_1 | Parity | STBY_SEL | GO_STBY | Trig |
| Group | | | | HS c | ontrol | | | | | LS C | utput | , V2 a | nd mo | ode co | ontrol | |

Table 79. Control register 1, bits

| Bit | Name | | | Comr | nent | | | | |
|-----|-----------|---------------------|----------------|---------------------------------|---------------------------|--------------------|--|--|--|
| 15 | OUTHS | Select mode o | f OUTHS | | | | | | |
| 14 | | OUTHS_EXT | OUTHS_2 | OUTHS_1 | | Mode | | | |
| | | 0 | 0 | 0 | HS off | | | | |
| | | 0 | 0 | 1 | HS cyclic on with timer | | | | |
| | | 0 | 1 | 0 | HS controlled by PWM4 | Active and standby | | | |
| | | 0 | 1 | 1 | HS cyclic on with Timer 2 | mode | | | |
| | | 1 | 1 | 0 | PWM3 | | | | |
| | | 1 | х | 1 | HS on | | | | |
| | | | | | | | | | |
| 13 | OUT4 | Select mode o | | | | | | | |
| 12 | | OUT4_2 | OUT4_1 | | Mode | | | | |
| | | 0 | 0 | HS off | | | | | |
| | | 0 | 1 | HS on | | | | | |
| | | 1 | 0 | HS
controlled
by PWM4 | Active and standby mode | | | | |
| | | 1 | 1 | HS cyclic
on with
Timer 2 | | | | | |
| | | | | | | ! | | | |
| 11 | OUTHS_EXT | Extended fund | tion of OUTH | IS; see OUTH | IS | | | | |
| 10 | OUT3 | Select mode of OUT3 | | | | | | | |
| | | OUT3 | | Mode | | | | | |
| | | 0 | Select
FSO | Active and standby mode | | | | | |
| | | 1 | Select
PWM3 | | | | | | |
| | | | | | | | | | |

Table 79. Control register 1, bits (continued)

| Bit | Name | _ | Comment | | | | | | | | | | |
|-----|------|----------------|------------------|-------------------------|--|--|--|--|--|--|--|--|--|
| 9 | OUT2 | Select mode of | of OUT2 | | | | | | | | | | |
| | | OUT2 | | Mode | | | | | | | | | |
| | | 0 | Select
PWM2 | Active and standby | | | | | | | | | |
| | | 1 | Select
timer2 | mode | | | | | | | | | |
| 8 | OUT1 | Select mode of | of OUT1 | | | | | | | | | | |
| | | OUT1 | | Mode | | | | | | | | | |
| | | 0 | Select
PWM1 | Active and | | | | | | | | | |
| | | 1 | Select
timer1 | standby
mode | | | | | | | | | |
| | | | | | | | | | | | | | |
| 7 | REL2 | Select mode of | of REL2 | T | | | | | | | | | |
| | | REL2 | | Mode | | | | | | | | | |
| | | 0 | REL2 off | Active and standby mode | | | | | | | | | |
| | | 1 | REL2 on | Active mode | | | | | | | | | |
| | | | | | | | | | | | | | |
| 6 | REL1 | Select mode of | of REL1 | <u> </u> | | | | | | | | | |
| | | REL1 | | Mode | | | | | | | | | |
| | | 0 | REL1 off | Active and standby mode | | | | | | | | | |
| | | 1 | REL1 on | Active mode | | | | | | | | | |
| | | | • | • | | | | | | | | | |

Table 79. Control register 1, bits (continued)

| Bit | Name | | | Comr | nent | | | | | | |
|-----|----------|--------------------------|--------------------------|--|---|--|--|--|--|--|--|
| 5 | V_2 | | | | | | | | | | |
| 4 | | V _{2_2} | V _{2_1} | | | | | | | | |
| | | 0 | 0 | V ₂ OFF in all | modes | | | | | | |
| | | 0 | 1 | V ₂ ON in act
V ₁ /V _{Bat_stand} | ive mode; OFF in
_{by} mode | | | | | | |
| | | 1 | 0 | V ₂ ON in Act
OFF in V _{Bat_} | ive/V _{1—standby} mode;
_{standby} mode | | | | | | |
| | | 1 | 1 | V ₂ ON in all I | modes | | | | | | |
| | | | | | | | | | | | |
| 3 | Parity | The Stby_sel a | and Go_stby | bits are prote | cted by a parity check | | | | | | |
| | | | command is | ignored and th | ust represent an even num
ne Communication Error b
valid settings | | | | | | |
| | | Parity | STBY_SE
L | GO_STBY Command | | | | | | | |
| | | 0 | 1 | 1 | Go to V _{1-standby} | | | | | | |
| | | 1 | 0 | 1 | Go to V _{Bat_standby} | | | | | | |
| | | 0 | 0 | 0 | No transition to standby | | | | | | |
| | | 1 | 1 | 0 | No transition to standby | | | | | | |
| | | | | | | | | | | | |
| 2 | STBY_SEL | Select standby | / mode | | | | | | | | |
| | | 0 | V _{Bat_standby} | mode | | | | | | | |
| | | 1 | V _{1_standby} m | node | | | | | | | |
| | | | | | | | | | | | |
| 1 | GO_STBY | Execute stand | by mode | | 1 | | | | | | |
| | | 0 | No action | | | | | | | | |
| | | 1 | Execute sta | ndby mode | | | | | | | |
| | | | | | | | | | | | |
| 0 | TRIG | Trigger Bit for Watchdog | | | | | | | | | |

6.2.4 Control Register 2

Table 80. Control register 2: command and data bytes

| | | Com | mand | byte | | | | 1 st data byte | 2 nd data byte |
|--------------------|---|-----|------|------|---|---|---|---------------------------|---------------------------|
| Read/write Address | | | | | | | | | |
| х | Х | 0 | 0 | 0 | 0 | 1 | 0 | Data, 8bit | Data, 8 bit |

Table 81. Control register 2, data bytes

| | | | 1 st d | ata b | yte <1 | 15:8> | | | | | 2 nd (| data b | oyte < | 7:0> | | |
|----------|----------------|------|-------------------|--------------|--------------|--------------|--------------|--------------|----------|-----------|-------------------|-----------|----------|--------|--------|--------|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 1 | 1 | 1 |
| Function | Powood | 0001 | WU3_Filt_MSB | WU3_Filt_LSB | WU2_Filt_MSB | WU2_Filt_LSB | WU1_Filt_MSB | WU1_Filt_LSB | Reserved | WU3_Pu/Pd | WU2_Pu/Pd | WU1_Pu/Pd | Reserved | WU3_EN | WU2_EN | WU1_EN |
| Group | Wakeup control | | | | | | | | | W | akeup | cont | rol | | | |

Table 82. Control register 2, bits

| Bit | Name | | | Comment | | | | | |
|--------|-----------|-----------------------|-----------------|------------------------------------|--|--|--|--|--|
| 15 | Reserved | Must be kept at | default | | | | | | |
| 14 | Reserved | Must be kept at | default | | | | | | |
| 13, 12 | WU3_Filt | Wakeup filter co | nfiguration | | | | | | |
| 11, 10 | WU2_Filt | MSB | LSB | | | | | | |
| 9, 8 | WU1_Filt | 0 | 0 | Static, 64 µs | | | | | |
| | | 0 | 1 | Enabled with timer 2; 80 µs blank | | | | | |
| | | 1 | 0 | Enabled with timer 2; 800 µs blank | | | | | |
| | | 1 | 1 | Enabled with timer 1; 800 µs blank | | | | | |
| | | | | | | | | | |
| 7 | Reserved | Must be kept at | default | | | | | | |
| 6 | WU3_Pu/Pd | Pull up or pull do | own configurati | on | | | | | |
| 5 | WU2_Pu/Pd | 0 | Pull down | | | | | | |
| 4 | WU1_Pu/Pd | 1 | Pull up | | | | | | |
| | | | | - | | | | | |
| 3 | Reserved | Must be kept at | default | | | | | | |
| 2 | WU3_EN | Enable Wake up source | | | | | | | |
| 1 | WU2_EN | 0 | Disable | | | | | | |
| 0 | WU1_EN | 1 | Enable | | | | | | |
| | | | | - | | | | | |

6.2.5 Control Register 3

Table 83. Control register 3: command and data bytes

| | | Com | mand | byte | | | | 1 st data byte | 2 nd data byte |
|------|--------|-----|------|------|-----|---|---|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | | |
| Х | х | 0 | 0 | 0 | 0 | 1 | 1 | Data, 8bit | Data, 8 bit |

Table 84. Control register 3, data bytes

| | | | 1 st d | ata b | yte <1 | 15:8> | | | | | 2 nd | data t | oyte < | 7:0> | | |
|----------|----------|-------|-------------------|------------|----------|-------|------------|------------|------|-------|-----------------|-------------|-----------|-----------|---------------|-------------------|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| Function | Reserved | T1_0n | T1_Per_MSB | T1_Per_LSB | Reserved | T2_0n | T2_Per_MSB | T2_Per_LSB | Rese | erved | WD_time_MSB | WD_time_LSB | LIN_WU_En | CAN_WU_En | Wake_timer_en | Wake_timer_select |
| Group | | | Т | imer S | Setting | gs | | | W | atchd | og an | d cyc | lic wal | ke up | settin | gs |

Table 85. Control register 3, bits

| Bit | Name | | | C | Comment |
|-----|------------|-----------|--------------|----------------|------------------------------------|
| 15 | Reserved | Must be | kept at defa | ault | |
| 14 | T1_On | Timer 1 ' | 'ON" time s | elections | |
| | | 0 | 10 ms | | |
| | | 1 | 20 ms | | |
| | | | | • | |
| 13 | T1_Per_MSB | Timer 1 | period selec | ction | |
| 12 | T1_Per_LSB | | | | |
| | | MSB | LSB | | |
| | | 0 | 0 | 1 s | |
| | | 0 | 1 | 2 s | |
| | | 1 | 0 | 3 s | |
| | | 1 | 1 | 4 s | |
| | | Timer 1 i | s restarted | with a valid w | rite command to control register 3 |
| 11 | Reserved | Must be | kept at defa | ault | |
| 10 | T2_On | Timer 2 | 'ON" time s | election | |
| | | 0 | 0.1 ms | | |
| | | 1 | 1 ms | | |
| | | | | | |

Table 85. Control register 3, bits (continued)

| Bit | Name | | , , | • | Comment |
|-----|-------------------|-----------|---------------|---------------------------|---|
| 9 | T2_Per_MSB | Timer 2 | period seled | ction | |
| 8 | T2_Per_LSB | | | | |
| | | MSB | LSB | | |
| | | 0 | 0 | 10 ms | |
| | | 0 | 1 | 20 ms | |
| | | 1 | 0 | 50 ms | |
| | | 1 | 1 | 200 ms | |
| | | Timer 2 i | is restarted | with a valid w | rite command to control register 3 |
| 7 | Reserved | Must be | kept at defa | ult | |
| 6 | Reserved | Must be | kept at defa | ult | |
| 5 | WD_time_MSB | Trigger w | vindow sele | ction | |
| 4 | WD_time_LSB | | T | | 1 |
| | | MSB | LSB | | |
| | | 0 | 0 | 10 ms | |
| | | 0 | 1 | 50 ms | |
| | | 1 | 0 | 100 ms | |
| | | 1 | 1 | 200 ms | |
| | | | | | |
| 3 | LIN_WU_En | | IN as wake | up source | |
| | | 0 | Disabled | | |
| | | 1 | Enabled | | |
| | | | | | |
| 2 | CAN_WU_En | | 1 | e up source | |
| | | 0 | Disabled | | |
| | | 1 | Enabled | | |
| | | Enoble | vaka un by t | timor from \/ | mode (Interrupt) or V |
| 1 | Wake_timer_En | Mode (N | reset) | umer from v _{1.} | _standby mode (Interrupt) or V _{Bat_standby} |
| | | 0 | Disabled | | |
| | | 1 | Enabled | | |
| | | | | - | |
| 0 | Wake_timer_select | Timer se | lection for t | imer interrupt | / wake-up of µC by timer |
| | | 0 | Timer 2 | | |
| | | 1 | Timer 1 | | |
| | | | | | |

6.2.6 Control Register 4

Table 86. Control register 4: command and data bytes

| | | Com | mand | byte | | | | 1 st data byte | 2 nd data byte |
|------|--------|-----|------|------|-----|---|---|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | | |
| Х | х | 0 | 0 | 0 | 1 | 0 | 0 | Data, 8bit | Data, 8 bit |

Table 87. Control register 4, data bytes

| | | | 1 st d | ata b | yte <1 | 15:8> | | | | | 2 nd | data b | yte < | 7:0> | | |
|----------|----------|------|-------------------|--------------|----------|----------------------|-----------------|-----------------|-----------|----------|-----------------|---------|-------------|-------|-------|--------------|
| Defaults | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| Function | Reserved | ICMP | OUTHS_rec_en | VLOCK_OUT_EN | Reserved | LS_OV/UV_shutdown_en | V1Reset_level_2 | V1Reset_level_1 | LIN_PU_EN | Reserved | Lin_TxD_Tout_En | CAN_ACT | CAN_Loop_En | Rese | erved | CAN_Rec_only |
| Group | | | С | ontrol | (othe | er) | | | | | Tran | sceiv | er set | tings | | |

Table 88. Control register 4, bits

| Bit | Name | | Comment |
|-----|--------------|--------------------------------|--|
| 15 | Reserved | Must be kept at d | efault |
| 14 | ICMP | V ₁ load current su | upervision |
| | | 0 | Enabled; Watchdog is disabled in V ₁ Standby when the V _{1loadcurrent} < I _{cmpthreshold} |
| | | 1 | Disabled; Watchdog is automatically disabled when V ₁ standby is entered |
| | | | |
| 13 | OUTHS_rec_en | Overcurrent Auto | recovery mode for OUTHS |
| | | 0 | Disabled |
| | | 1 | Enabled |
| | | | <u> </u> |
| 12 | VLOCK_OUT_EN | Voltage lock out: | OV/UV status |
| | | 0 | Overvoltage/undervoltage status recovers automatically when condition disappears |
| | | 1 | Overvoltage/undervoltage status is latched until a read and clear command is performed |
| | | | |
| 11 | Reserved | Must be kept at d | efault |

98/128 Doc ID 023553 Rev 3

Table 88. Control register 4, bits (continued)

| Bit | Name | register 4, bits (| • | ıment | |
|-----|-------------------------|--|--|----------------------|-----------------|
| 10 | LS_OV/UV
shutdown_en | Shutdown of low-s | side drivers in case | | ervoltage |
| | | 0 | No shutdown of lov
overvoltage/underv | | |
| | | 1 | Shutdown low-side overvoltage/under | | |
| 9 | V1Reset_level_1 | Select reset level | | | |
| 0 | V1Reset_level_2 | V1Reset_level_
2 | V1Reset_level_1 | V1 reset level | |
| | | 0 | 0 | 4.6 V | |
| | | 0 | 1 | 4.35 V | |
| | | 1 | 0 | 4.1 V | |
| | | 1 | 1 | 3.8 V | |
| | | | | | |
| 7 | LIN_PU_EN | Enable internal LI | N pull up | | |
| | | 0 | No LIN master pull | -up | |
| | | 1 | LIN master pull-up | | |
| 6 | Pagaryad | Must be kept at de | ofoult | | |
| 5 | Reserved | Must be kept at de
Enable / disable n | | | |
| 5 | Lin_TxD_Tout_En | 0 | No TxD monitoring | 1 | |
| | | 1 | TxD monitoring; LI TXDL is dominant | N transmitter is swi | itched off if |
| | | | | | |
| 4 | CAN_ACT | Activate CAN tran | sceiver | | |
| | | Mode and 'Trx No | | | • |
| | | | is automatically res
or V _{Bat_standby} Mode | | device efficies |
| | | 0 | CAN Trx Standby | | |
| | | 1 | Trx Normal Mode | | |
| | | See Section 2.9.1 | for details. | | • |

Table 88. Control register 4, bits (continued)

| Bit | Name | | Comment | |
|-----|--------------|-------------------|--------------------------|-------------|
| 3 | CAN_Loop_En | Enable looping of | CANTX to CANRXD | |
| | | 0 | No looping | |
| | | 1 | TXDC is looped to RXDC | |
| | | | | _ |
| 2 | Reserved | Must be kept at d | efault | |
| 1 | Reserved | Must be kept at d | efault | |
| 0 | CAN_Rec_only | Enable CAN rece | ive only mode | |
| | | 0 | CAN in transceiver mode | Active mode |
| | | 1 | CAN in receive only mode | Active mode |
| | | | | |

6.2.7 Control Register 5

Table 89. Control register 5: command and data bytes

| | | Com | mand | byte | | | | 1 st data byte | 2 nd data byte |
|------|--------|-----|------|------|-----|---|---|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | | |
| Х | х | 0 | 0 | 0 | 1 | 0 | 1 | Data, 8bit | Data, 8 bit |

Table 90. Control register 5, data bytes

| | | | | | | | | | | | | | | | | 1 |
|----------|----------|---------------|-------------------|---------------|---------------|---------------|---------------|---------------|----------|--------------|-----------------|--------------|--------------|--------------|--------------|--------------|
| | | | 1 st d | ata b | yte <1 | 15:8> | | | | | 2 nd | data k | yte < | 7:0> | | |
| Defaults | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Reserved | PWM2_OFF_DC_6 | PWM2_OFF_DC_5 | PWM2_OFF_DC_4 | PWM2_OFF_DC_3 | PWM2_OFF_DC_2 | PWM2_OFF_DC_1 | PWM2_OFF_DC_0 | PWM_Freq | PWM1_ON_DC_6 | PWM1_ON_DC_5 | PWM1_ON_DC_4 | PWM1_ON_DC_3 | PWM1_ON_DC_2 | PWM1_ON_DC_1 | PWM1_ON_DC_0 |
| Group | | | P | WM2 | settir | ng | | | | | Р | WM1 | settin | ıg | | |

Table 91. Control register 5, bits

| Bit | Name | | | | | Com | ment | | |
|------------------|---|---------------------------------------|---------------------------------------|----------------------|----------------------|----------------------|----------------------|----------------------|--------------------|
| 15 | Reserved | Must be | kept at | default | | | | | |
| 14 | PWM2_
OFF_DC_6 | PWM2 | duty cycl | е | | | | | |
| 13 | PWM2_
OFF_DC_5 | PWM2
OFF_
DC_6 | PWM2
OFF_
DC_5 | PWM2
OFF_
DC_4 | PWM2
OFF_
DC_3 | PWM2
OFF_
DC_2 | PWM2
OFF_
DC_1 | PWM2
OFF_
DC_0 | PWM2 duty
cycle |
| 12 | PWM2_
OFF_DC_4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0%, HS OFF |
| 11 | PWM2_
OFF_DC_3 | | | | | | | | |
| 10 | PWM2_
OFF_DC_2 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 98.5% |
| 9 | PWM2_
OFF_DC_1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 99.25% |
| 8 | PWM2_
OFF_DC_0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100% HS ON |
| | | | | | | | | | |
| 7 | PWM_FREQ | Select F | PWM free
128 Hz
256 Hz | | | | | | |
| 7 | PWM_FREQ PWM1_ ON_DC_6 | 0 1 | 128 Hz | | | | | | |
| | PWM1_ | 0 1 | 128 Hz
256 Hz
duty cycl | | PWM1
ON_
DC_3 | PWM1
ON_
DC_2 | PWM1
ON_
DC_1 | PWM1
ON_
DC_0 | PWM1 duty
cycle |
| 6 | PWM1_
ON_DC_6
PWM1_ | 0
1
PWM1
PWM1
ON_ | 128 Hz 256 Hz duty cycl PWM1 ON_ | e PWM1 ON_ | ON_ | ON_ | ON_ | ON_ | |
| 6 | PWM1_
ON_DC_6
PWM1_
ON_DC_5 | 0
1
PWM1
PWM1
ON_
DC_6 | 128 Hz 256 Hz duty cycl PWM1 ON_ DC_5 | PWM1
ON_
DC_4 | ON_
DC_3 | ON_
DC_2 | ON_
DC_1 | ON_
DC_0 | cycle |
| 5 4 | PWM1_
ON_DC_6
PWM1_
ON_DC_5
PWM1_
ON_DC_4
PWM1_ | 0
1
PWM1
PWM1
ON_
DC_6 | 128 Hz 256 Hz duty cycl PWM1 ON_ DC_5 | PWM1
ON_
DC_4 | ON_
DC_3 | ON_
DC_2 | ON_
DC_1 | ON_
DC_0 | cycle |
| 6
5
4
3 | PWM1_
ON_DC_6
PWM1_
ON_DC_5
PWM1_
ON_DC_4
PWM1_
ON_DC_3
PWM1_ | 0
1
PWM1
ON_
DC_6 | 128 Hz 256 Hz duty cycl PWM1 ON_ DC_5 | PWM1
ON_
DC_4 | ON_
DC_3 | ON_
DC_2
1 | ON_
DC_1 | ON_
DC_0 | cycle 100%, HS ON |

6.2.8 Control Register 6

Table 92. Control register 6: command and data bytes

| | | Com | mand | byte | | | | 1 st data byte | 2 nd data byte |
|------|-----------------|-----|------|------|-----|---|------------|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | | |
| Х | x x 0 0 0 1 1 0 | | | | | 0 | Data, 8bit | Data, 8 bit | |

Table 93. Control register 6, data bytes

| | | | 1 st d | ata b | yte < | 15:8> | | | | | 2 nd | data I | oyte < | 7:0> | | |
|----------|----------|---------------|-------------------|---------------|---------------|---------------|---------------|---------------|----------|--------------|-----------------|--------------|--------------|--------------|--------------|--------------|
| Defaults | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Reserved | PWM4_OFF_DC_6 | PWM4_OFF_DC_5 | PWM4_OFF_DC_4 | PWM4_OFF_DC_3 | PWM4_OFF_DC_2 | PWM4_OFF_DC_1 | PWM4_OFF_DC_0 | Reserved | PWM3_ON_DC_6 | PWM3_ON_DC_5 | PWM3_ON_DC_4 | PWM3_ON_DC_3 | PWM3_ON_DC_2 | PWM3_ON_DC_1 | PWM3_ON_DC_0 |
| Group | | | P | WM4 | settir | ng | | | | | F | PWM3 | settir | ıg | | |

Table 94. Control register 6, bits

| | 1 0 34. | | gister t | , D.I.O | | | | | | | | | | |
|-----|--|----------------------|------------------------|----------------------|----------------------|----------------------|----------------------|----------------------|--------------------|--|--|--|--|--|
| Bit | Name | | | | | Com | ment | | | | | | | |
| 15 | Reserved | Must be | kept at | default | | | | | | | | | | |
| 14 | PWM4_
OFF_DC_6 | PWM4 | duty cyc | le | | | | | | | | | | |
| 13 | PWM4_
OFF_DC_5 | PWM4
OFF_
DC_6 | PWM4
OFF_
DC_5 | PWM4
OFF_
DC_4 | PWM4
OFF_
DC_3 | PWM4
OFF_
DC_2 | PWM4
OFF_
DC_1 | PWM4
OFF_
DC_0 | PWM4 duty
cycle | | | | | |
| 12 | PWM4_
OFF_DC_4 | 1 | 1 1 1 1 1 1 0%, HS OFF | | | | | | | | | | | |
| 11 | PWM4_
OFF_DC_3 | | | | | | | | | | | | | |
| 10 | PWM4_
OFF_DC_2 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 98.5% | | | | | |
| 9 | PWM4_
OFF_DC_1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 99.25% | | | | | |
| 8 | PWM4_
OFF_DC_0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100% HS ON | | | | | |
| | | | | | | | | | | | | | | |
| 7 | Reserved | Must be | kept at | default | | | | | | | | | | |

Table 94. Control register 6, bits (continued)

| Bit | Name | | | | | Com | ment | | |
|-----|------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|--------------------|
| 6 | PWM3_
ON_DC_6 | PWM3 | duty cyc | le | | | | | |
| 5 | PWM3_
ON_DC_5 | PWM3
ON_
DC_6 | PWM3
ON_
DC_5 | PWM3
ON_
DC_4 | PWM3
ON_
DC_3 | PWM3
ON_
DC_2 | PWM3
ON_
DC_1 | PWM3
ON_
DC_0 | PWM3 duty
cycle |
| 4 | PWM3_
ON_DC_4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 100%, HS ON |
| 3 | PWM3_
ON_DC_3 | | | | | | | | |
| 2 | PWM3_
ON_DC_2 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1.5% |
| 1 | PWM3_
ON_DC_1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.75% |
| 0 | PWM3_
ON_DC_0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0% HS OFF |
| | | | | • | • | | | | |

6.2.9 Control Register 7

Table 95. Control register 7: command and data bytes

| | | Com | mand | byte | | | | 1 st data byte | 2 nd data byte |
|------|-----------------|-----|------|------|-----|--|--|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | | |
| Х | x x 0 0 0 1 1 1 | | | | | | | Data, 8bit | Data, 8 bit |

Table 96. Control register 7, data bytes

| | | | 1 st d | ata b | yte <1 | 5:8> | | | | | 2 nd | data k | yte < | 7:0> | | |
|----------|-----------|---------------------------|-------------------|-----------|-----------|-----------|----------|----------|----------|------------------------------------|-----------------|----------|----------|----------|----------|----------|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | EXT_ID_15 | EXT_ID_14 | EXT_ID_13 | EXT_ID_12 | EXT_ID_11 | EXT_ID_10 | EXT_ID_9 | EXT_ID_8 | Z_CI_TX3 | 9 ⁻ QI ⁻ LX3 | EXT_ID_5 | EXT_ID_4 | EXT_ID_3 | EXT_ID_2 | EXT_ID_1 | EXT_ID_0 |
| Group | | Selective Wakeup Settings | | | | | | | | | | | | | | |

Table 97. Control register 7, bits

| Bit | Name | Comment |
|-----|-----------|---|
| 15 | EXT_ID_15 | |
| 14 | EXT_ID_14 | |
| 13 | EXT_ID_13 | |
| 12 | EXT_ID_12 | |
| 11 | EXT_ID_11 | |
| 10 | EXT_ID_10 | |
| 9 | EXT_ID_9 | Extended CAN Identifier |
| 8 | EXT_ID_8 | Definition of which Extended CAN Identifier will wake up |
| 7 | EXT_ID_7 | To run matching on Extended CAN Identifier also CAN IDE (Control Register 9 |
| 6 | EXT_ID_6 | must be set) |
| 5 | EXT_ID_5 | |
| 4 | EXT_ID_4 | |
| 3 | EXT_ID_3 | |
| 2 | EXT_ID_2 | |
| 1 | EXT_ID_1 | |
| 0 | EXT_ID_0 | |

6.2.10 Control Register 8

Table 98. Control register 8: command and data bytes

| | | Com | mand | byte | | | | 1 st data byte | 2 nd data byte |
|------|-----------------|-----|------|------|-----|---|-------------|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | | |
| Х | x x 0 0 1 0 0 0 | | | | | 0 | Data, 8 bit | Data, 8 bit | |

Table 99. Control register 8, data bytes

| | | | 1 st (| data by | yte <1 | 5:8> | | | | | 2 nd (| data b | yte < | 7:0> | | |
|----------|---------------------------|-------|-------------------|---------|-------------------|-------------------|------|-------------------|-------------------|------|-------------------|--------|-------|-------------------|-----------|-----------|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Re | serve | ed | ID_10 | 6 ⁻ QI | 8 ⁻ Ql | 1D_7 | 9 ⁻ QI | 5 ⁻ QI | 4_OI | 1D_3 | ID_2 | ID_1 | 0 ⁻ Ql | EXT_ID_17 | EXT_ID_16 |
| Group | Selective Wakeup Settings | | | | | | | | | | | | | | | |

Table 100. Control register 8, bits

| Bit | Name | Comment |
|-----|-----------|---|
| 15 | Reserved | |
| 14 | Reserved | Must be kept at default |
| 13 | Reserved | |
| 12 | ID_10 | |
| 11 | ID_9 | |
| 10 | ID_8 | |
| 9 | ID_7 | |
| 8 | ID_6 | |
| 7 | ID_5 | Standard CAN Identifier Definition of which Standard CAN Identifier will wake up |
| 6 | ID_4 | 25 |
| 5 | ID_3 | |
| 4 | ID_2 | |
| 3 | ID_1 | |
| 2 | ID_0 | |
| 1 | EXT_ID_17 | Extended CAN Identifier |
| 0 | EXT_ID_16 | Definition of which Extended CAN Identifier will wake up To run matching on Extended CAN Identifier also CAN IDE (Control Register 9 must be set) |

6.2.11 Control Register 9

Table 101. Control register 9: command and data bytes

| | | Com | mand | byte | | | | 1 st data byte | 2 nd data byte |
|------|-----------------|-----|------|------|-----|--|---|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | | |
| х | x x 0 0 1 0 0 1 | | | | | | 1 | Data, 8 bit | Data, 8 bit |

Table 102. Control register 9, data bytes

| | | | 1 st (| data by | yte <1 | 15:8> | | | | | 2 nd | data k | yte < | 7:0> | | |
|----------|---|-----------------------------|-------------------|---------|--------|--------|----|--|--|--|-----------------|---------|---------|-------|-------|-------|
| Defaults | 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | | | | | | | | 0 |
| Function | | | | | R | eserve | ed | | | | | CAN_IDE | E_DLC_3 | DLC_2 | DLC_1 | DTC_0 |
| Group | | Selective Wakeup Settings | | | | | | | | | | | | | | |

Table 103. Control register 9, bits

| lable | 103. Contr | of register 9, bits |
|-------|------------|--|
| Bit | Name | Comment |
| 15 | Reserved | |
| 14 | Reserved | |
| 13 | Reserved | |
| 12 | Reserved | |
| 11 | Reserved | |
| 10 | Reserved | Must be kept at default |
| 9 | Reserved | |
| 8 | Reserved | |
| 7 | Reserved | |
| 6 | Reserved | |
| 5 | Reserved | |
| 4 | CAN_IDE | CAN IDE bit |
| | | 1 CAN Identifier Matching based on CAN Extended Message Format |
| | | 0 CAN Identifier matching based on CAN Standard Message Format |
| | | |
| 3 | DLC_3 | |
| 2 | DLC_2 | Data Length Code Defines the amount of Data Bytes used for the data matching. |
| 1 | DLC_1 | Possible values up to 8 Byte according to CAN message format |
| 0 | DLC_0 | |

6.2.12 Control Register 10

Table 104. Control register 10: command and data bytes

| | | Comi | mand | byte | | 1 st data byte | 2 nd data byte | | |
|------|-------------|------|------|------|-----|---------------------------|---------------------------|-------------|-------------|
| Read | /write | | | Addr | ess | | | | |
| х | x x 0 0 1 0 | | | | | 1 | 0 | Data, 8 bit | Data, 8 bit |

Table 105. Control register 10, data bytes

| | | | 1 st (| data by | yte <1 | 5:8> | | | 2 nd data byte <7:0> | | | | | | | |
|----------|---|---|-------------------|---------|--------|------|---------|-------|---------------------------------|--------|----|---|---|---|---|--|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Function | | | | Data | Byte2 | | | | Data Byte1 | | | | | | | |
| Group | | | | | | Se | electiv | e Wal | keup (| Settin | gs | | | | | |

Table 106. Control register 10, bits

| Bit | Name | Comment |
|--------|------------|------------------------------|
| 15 - 8 | Data Byte2 | Data field for data matching |
| 7 - 0 | Data Byte1 | Data field for data matching |

6.2.13 Control Register 11

Table 107. Control register 11: command and data bytes

| | | Com | mand | byte | | | 1 st data byte | 2 nd data byte |
|------|-----------------|-----|------|------|--|---|---------------------------|---------------------------|
| Read | /write | | | Addr | | | | |
| х | x x 0 0 1 0 1 1 | | | | | 1 | Data, 8 bit | Data, 8 bit |

Table 108. Control register 11, data bytes

| | | | 1 st (| data by | yte <1 | 5:8> | | | 2 nd data byte <7:0> | | | | | | | |
|----------|---|---|-------------------|---------|--------|------|---------|-------|---------------------------------|--------|----|---|---|---|---|---|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | | | | Data | Byte4 | | | | Data Byte3 | | | | | | | |
| Group | | | | | | Se | electiv | e Wal | keup (| Settin | gs | | | | | |

Table 109. Control register 11, bits

| Bit | Name | Comment |
|--------|------------|------------------------------|
| 15 - 8 | Data Byte4 | Data field for data matching |
| 7 - 0 | Data Byte3 | Data field for data matching |

6.2.14 Control Register 12

Table 110. Control register 12: command and data bytes

| | | Comi | mand | byte | 1 st data byte | 2 nd data byte | | | |
|------|-------------|------|------|------|---------------------------|---------------------------|---|-------------|-------------|
| Read | /write | | | Addr | ess | | | | |
| х | x x 0 0 1 1 | | | | | 0 | 0 | Data, 8 bit | Data, 8 bit |

Table 111. Control register 12, data bytes

| | | | 1 st (| data by | yte <1 | 5:8> | | | 2 nd data byte <7:0> | | | | | | | |
|----------|---|---|-------------------|---------|--------|------|---------|-------|---------------------------------|--------|----|---|---|---|---|--|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Function | | | | Data | Byte6 | | | | Data Byte5 | | | | | | | |
| Group | | | | | | Se | electiv | e Wal | keup (| Settin | gs | | | | | |

Table 112. Control register 12, bits

| Bit | Name | Comment |
|--------|------------|------------------------------|
| 15 - 8 | Data Byte6 | Data field for data matching |
| 7 - 0 | Data Byte5 | Data field for data matching |

6.2.15 Control Register 13

Table 113. Control register 13: command and data bytes

| | | Com | mand | byte | | | | 1 st data byte | 2 nd data byte |
|------|-----------------|-----|------|------|--|--|---|---------------------------|---------------------------|
| Read | /write | | | Addr | | | | | |
| Х | x x 0 0 1 1 0 1 | | | | | | 1 | Data, 8 bit | Data, 8 bit |

Table 114. Control register 13, data bytes

| | | | 1 st (| data b | yte <1 | 5:8> | | | 2 nd data byte <7:0> | | | | | | | |
|----------|---|---|-------------------|--------|--------|------|---------|------|---------------------------------|--------|----|---|---|---|---|---|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | | | | Data | Byte8 | | | | Data Byte7 | | | | | | | |
| Group | | | | | | Se | electiv | e Wa | keup (| Settin | gs | | | | | |

Table 115. Control register 13, bits

| Bit | Name | Comment | | | | | |
|--------|------------|------------------------------|--|--|--|--|--|
| 15 - 8 | Data Byte8 | Data field for data matching | | | | | |
| 7 - 0 | Data Byte7 | Data field for data matching | | | | | |

6.2.16 Control Register 14

Table 116. Control register 14: command and data bytes

| | | Comi | mand | byte | 1 st data byte | 2 nd data byte | | |
|--------------------|---|-------------|------|------|---------------------------|---------------------------|--|--|
| Read/write Address | | | | | | | | |
| Х | х | 0 0 1 1 1 0 | | 0 | Data, 8 bit | Data, 8 bit | | |

Table 117. Control register 14, data bytes

| | | | 1 st (| data b | yte <1 | 15:8> | | 2 nd data byte <7:0> | | | | | | | | |
|----------|---------------------------|---------------|-------------------|---------------|---------------|---------------|--------------|---------------------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | EXT_ID_MSK_15 | EXT_ID_MSK_14 | EXT_ID_MSK_13 | EXT_ID_MSK_12 | EXT_ID_MSK_11 | EXT_ID_MSK_10 | EXT_ID_MSK_9 | EXT_ID_MSK_8 | EXT_ID_MSK_7 | EXT_ID_MSK_6 | EXT_ID_MSK_5 | EXT_ID_MSK_4 | EXT_ID_MSK_3 | EXT_ID_MSK_2 | EXT_ID_MSK_1 | EXT_ID_MSK_0 |
| Group | Selective Wakeup Settings | | | | | | | | | | | | | | | |

Table 118. Control register 14, bits

| Bit | Name | Comment | | | | | | |
|-----|---------------|--|---|--|--|--|--|--|
| 15 | EXT_ID_MSK_15 | Masking Bits for Extended CAN Identifier | | | | | | |
| 14 | EXT_ID_MSK_14 | 1 | Extended CAN Identifier Bit is ignored for matching | | | | | |
| 13 | EXT_ID_MSK_13 | 0 | Extended CAN Identifier Bit is matched | | | | | |
| 12 | EXT_ID_MSK_12 | To run | matching on Extended CAN Identifier also CAN_IDE (Control | | | | | |
| 11 | EXT_ID_MSK_11 | Registe | er 9 must be set) | | | | | |
| 10 | EXT_ID_MSK_10 | | | | | | | |
| 9 | EXT_ID_MSK_9 | | | | | | | |
| 8 | EXT_ID_MSK_8 | | | | | | | |
| 7 | EXT_ID_MSK_7 | | | | | | | |
| 6 | EXT_ID_MSK_6 | | | | | | | |
| 5 | EXT_ID_MSK_5 | | | | | | | |
| 4 | EXT_ID_MSK_4 | | | | | | | |
| 3 | EXT_ID_MSK_3 | | | | | | | |
| 2 | EXT_ID_MSK_2 | | | | | | | |
| 1 | EXT_ID_MSK_1 | | | | | | | |
| 0 | EXT_ID_MSK_0 | | | | | | | |

6.2.17 Control Register 15

Table 119. Control register 15: command and data bytes

| | | Com | mand | byte | | | 1 st data byte | 2 nd data byte |
|------|--------|-----|------|------|-----|---|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | |
| Х | х | 0 | 0 | 1 | 1 | 1 | Data, 8bit | Data, 8 bit |

Table 120. Control register 15, data bytes

| | | | 1 st (| data b | yte <1 | 5:8> | | | | | 2 nd | data t | oyte < | 7:0> | | |
|----------|----|---------------------------|-------------------|-----------|----------|----------|----------|----------|----------|----------|-----------------|----------|----------|---------------|---------------|---|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Re | eserve | ed | ID_MSK_10 | ID_MSK_9 | 1D_MSK_8 | ID_MSK_7 | ID_MSK_5 | ID_MSK_4 | E_MSM_dI | ID_MSK_2 | ID_MSK_1 | ID_MSK_0 | EXT_ID_MSK_17 | EXT_ID_MSK_16 | |
| Group | | Selective Wakeup Settings | | | | | | | | | | | | | | |

Table 121. Control register 15, bits

| Bit | Name | | Comment | | | | | | | | |
|-----|---------------|--|---|--|--|--|--|--|--|--|--|
| 15 | Reserved | | | | | | | | | | |
| 14 | Reserved | Must b | e kept at default | | | | | | | | |
| 13 | Reserved | | | | | | | | | | |
| 12 | ID_MSK_10 | Maskin | g Bits for Standard CAN Identifier | | | | | | | | |
| 11 | ID_MSK_9 | 1 | Standard CAN Identifier Bit is ignored for matching | | | | | | | | |
| 10 | ID_MSK_8 | 0 | Standard CAN Identifier Bit is matched | | | | | | | | |
| 9 | ID_MSK_7 | | | | | | | | | | |
| 8 | ID_MSK_6 | | | | | | | | | | |
| 7 | ID_MSK_5 | | | | | | | | | | |
| 6 | ID_MSK_4 | | | | | | | | | | |
| 5 | ID_MSK_3 | | | | | | | | | | |
| 4 | ID_MSK_2 | | | | | | | | | | |
| 3 | ID_MSK_1 | | | | | | | | | | |
| 2 | ID_MSK_0 | | | | | | | | | | |
| 1 | EXT_ID_MSK_17 | Maskin | g Bits for Extended CAN Identifier | | | | | | | | |
| 0 | EXT_ID_MSK_16 | 1 | 1 Extended CAN Identifier Bit is ignored for matching | | | | | | | | |
| | | 0 | Extended CAN Identifier Bit is matched | | | | | | | | |
| | | To run matching on Extended CAN Identifier also CAN_IDE (Control Register 9 must be set) | | | | | | | | | |

6.2.18 Control Register 16

Table 122. Control register 16: command and data bytes

| | | Com | mand | byte | | | 1 st data byte | 2 nd data byte |
|------|--------|-----|------|------|-----|---|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | |
| Х | х | 0 | 1 | 0 | 0 | 0 | Data, 8 bit | Data, 8 bit |

Table 123. Control register 16, data bytes

| | | | 1 st (| data b | yte <1 | 5:8> | | | 2 nd data byte <7:0> | | | | | | | |
|----------|---------|---------------------------|-------------------|---------|---------|---------|---------|---------|---------------------------------|----------|----------|----------|----------|------|------|-------|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | CR16_30 | CR16_21 | CR16_20 | CR16_14 | CR16_13 | CR16_12 | CR16_11 | CR16_10 | Reserved | Sample_2 | Sample_1 | Sample_0 | Reserved | BR_1 | BR_0 | SW_EN |
| Group | | Selective Wakeup Settings | | | | | | | | | | | | | | |

Table 124. Control register 16, bits

| Bit | Name | | | Cor | mment | | | | | | | | |
|-----|------------------------|--------------|------------------------|----------|---|--|--|--|--|--|--|--|--|
| 15 | CR16_30 ⁽¹⁾ | | | | | | | | | | | | |
| 14 | CR16_21 | | | | | | | | | | | | |
| 13 | CR16_20 | | | | | | | | | | | | |
| 12 | CR16_14 | Must be kep | t at default | | | | | | | | | | |
| 11 | CR16_13 | wiust be kep | n at delauit | | | | | | | | | | |
| 10 | CR16_12 | | | | | | | | | | | | |
| 9 | CR16_11 | | | | | | | | | | | | |
| 8 | CR16_10 | | ust be kept at default | | | | | | | | | | |
| 7 | Reserved | Must be kep | | | | | | | | | | | |
| 6 | Sample_2 | Sample poir | nt | | | | | | | | | | |
| 5 | Sample_1 | Sample_2 | Sample_1 | Sample_0 | Sample point | | | | | | | | |
| 4 | Sample_0 | 0 | 0 | 0 | 71.5 % | | | | | | | | |
| | | 0 | 0 | 1 | 73.5 % | | | | | | | | |
| | | 0 | 1 | 0 | 75.5 % | | | | | | | | |
| | | 0 | 1 | 1 | 77.5 % | | | | | | | | |
| | | 1 | 0 | 0 | 79.5 % | | | | | | | | |
| | | 1 | 0 | 1 | 81.5 % (Optimum sample point ⁽²⁾) | | | | | | | | |
| | | 1 | 1 | 0 | 83.5 % | | | | | | | | |
| | | 1 | 1 | 1 | 85.5 % | | | | | | | | |
| | | | | | | | | | | | | | |

Table 124. Control register 16, bits (continued)

| Bit | Name | Name | | | Cor | | | | | | | | | |
|-----|----------|----------|--------------|---|---------------|--|--|--|--|--|--|--|--|--|
| 3 | Reserved | Reserved | Must be kep | t at default | | | | | | | | | | |
| 2 | BR_1 | BR_1 | CAN baud ra | ate | | | | | | | | | | |
| 1 | BR_0 | BR_0 | BR_1 | | | | | | | | | | | |
| | | | 0 | • • • • • • • • • • • • • • • • • • • | | | | | | | | | | |
| | | | 0 | | | | | | | | | | | |
| | | | 1 | 1 | 125 kBaud | | | | | | | | | |
| | | | | | | | | | | | | | | |
| 0 | SW_EN | SW_EN | Selective Wa | akeup Enab | ole | | | | | | | | | |
| | | | 0 | No selectiv | /e wakeup | | | | | | | | | |
| | | | 1 | Selective v | vakeup enable | | | | | | | | | |
| | | | See Section | 2.9.2 | | | | | | | | | | |

Changing the default configuration of CR16 (bits 1 to 15) is only possible when selective wake is disabled (SW_EN = 0). Setting SW_EN = 0 is always possible. Setting SW_EN = 1 must follow the procedure as described in Section 2.9.2.

^{2.} The sampling point bits [6:4] have to be programmed to "101" (81.5%) before enabling the selective wakeup feature.

6.2.19 Control Register 34

Table 125. Control register 34: command and data bytes

| | | Com | mand | byte | | | 1 st data byte | 2 nd data byte |
|------|--------|-----|------|------|-----|---|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | |
| Х | х | 1 | 0 | 0 | 0 | 0 | Data, 8 bit | Data, 8 bit |

Table 126. Control register 34, data bytes

| | | | 1 st c | data by | yte <1 | 5:8> | | | 2 nd data byte <7:0> | | | | | | | |
|----------|---|-------------------------------|-------------------|---------|--------|------|---------|------|---------------------------------|--------|----|--|--|-------|--|---|
| Defaults | 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | | | | | | | | 1 |
| Function | | Reserved | | | | | | | | | | | | WD_EN | | |
| Group | | | | | | Se | electiv | e Wa | keup (| Settin | gs | | | | | |

Table 127. Control register 34, bits

| Bit | Name | | Comment |
|-----|----------|-------------|--|
| 15 | Reserved | | |
| 14 | Reserved | | |
| 13 | Reserved | | |
| 12 | Reserved | | |
| 11 | Reserved | | |
| 10 | Reserved | | |
| 9 | Reserved | | |
| 8 | Reserved | Must be kep | t at default |
| 7 | Reserved | | |
| 6 | Reserved | | |
| 5 | Reserved | | |
| 4 | Reserved | | |
| 3 | Reserved | | |
| 2 | Reserved | | |
| 1 | Reserved | | |
| 0 | WD_EN | Watchdog e | nabled bit |
| | | 0 | Watchdog disabled |
| | | 1 | Watchdog enabled |
| | | | is bit is only possible during CAN Flash Mode (V _{TxDL} > V _{Flash}). 2.2.2: Flash Mode. |

6.2.20 Control Register 35

Table 128. Control register 35: command and data bytes

| | | Com | mand | byte | | | 1 st data byte | 2 nd data byte |
|------|--------|-----|------|------|-----|---|---------------------------|---------------------------|
| Read | /write | | | Addr | ess | | | |
| Х | х | 1 | 0 | 0 | 0 | 1 | Data, 8 bit | Data, 8 bit |

Table 129. Control register 35, data bytes

| | | | 1 st (| data by | yte <1 | 15:8> | | | | 2 nd data byte <7:0> | | | | | | | |
|----------|---|---------------------------|-------------------|---------|--------|-------|---|---|---|---------------------------------|---------|---------|---------|---------|---------|---------|--|
| Defaults | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | |
| Function | | | | Re | eserv | ed | | | | CR35_25 | CR35_24 | CR35_23 | CR35_22 | CR35_21 | CR35_20 | CR35_10 | |
| Group | | Selective Wakeup Settings | | | | | | | | | | | | | | | |

Table 130. Control register 35, bits

| Bit | Name | Comment |
|-----|----------|-------------------------|
| 15 | Reserved | |
| 14 | Reserved | |
| 13 | Reserved | |
| 12 | Reserved | |
| 11 | Reserved | Must be kept at default |
| 10 | Reserved | |
| 9 | Reserved | |
| 8 | Reserved | |
| 7 | Reserved | |
| 6 | CR35_25 | |
| 5 | CR35_24 | |
| 4 | CR35_23 | Must be kept at default |
| 3 | CR35_22 | must be kept at detault |
| 2 | CR35_21 | |
| 1 | CR35_20 | |
| 0 | CR35_10 | Must be kept at default |

6.2.21 Overview status register

Table 131. Overview of status register data bytes

| | | | | data b | | | | | | | 2 nd | data I | oyte <7 | ':0> | | |
|----------|--|-----------|--------------|--------------|----------|------------|------------|------------|--------------------|--------------|------------------|--------------|----------------------|-----------------------------|----------------|----------------------|
| | | | | | | St | atus re | egiste | 1, dat | a <15: | 0> | | | | | |
| Function | OL_HS | OL_OUT4 | OL_OUT3 | OL_OUT2 | OL_OUT1 | UV | V2_fail | V2_short | OV | OC_HS | OC_OUT4 | OC_OUT3 | OC_OUT2 | OC_OUT1 | OC_REL2 | OC_REL1 |
| Group | | | | Diagn | osis 1 | | | | Diagnosis 2 | | | | | | | |
| | | | | | | St | atus re | egiste | ² , dat | a <15: | 0> | | | | | |
| Function | WU3_state | WU2_state | WU1_state | WU3_wake | WU2_wake | WU1_Wake | Wake_CAN | Wake_LIN | Wake_Timer_int | LIN_perm_dom | LIN_TxD_perm_dom | LIN_perm_rec | CAN_RxD_
perm_rec | CAN_perm_rec | CAN_perm_dom | CAN_TxD_
perm_dom |
| Group | | | | Diagn | osis 3 | • | | | Diagnosis 4 | | | | | | | |
| | Status register 3, data <15:0> | | | | | | | | | | | | | | | |
| Function | TSD1 | TW | Device_state | Device_state | V1_fail | V1_restart | V1_restart | V1_restart | WD_fail | WD_fail | WD_fail | WD_fail | Forced_sleep_WD | Forced_sleep_
TSD2_SHTV1 | WD_timer_state | WD_timer_state |
| Group | | | | Diagn | osis 5 | | | | Diagnosis 6 | | | | | | | |
| | | | | | | St | atus re | egiste | 4, dat | a <15: | 0> | | | | | |
| Function | SWRD_15
SWRD_13
SWRD_11
SWRD_10
SWRD_9
SWRD_9 | | | | | | | | SWRD_7 | SYS_ERR | TX_SYNC | CAN_TO | WUP | WUF | CAN_silent | FD_ERR |
| Group | | | | Diagn | osis 7 | | | | | | | Diagr | osis 8 | | | |
| | Status register 5, data <15:0> | | | | | | | | | | | | | | | |
| Function | Reserved 4 E C T T T T T T T T T | | | | | | | FECNT_0 | Reserved Osc_Mon | | | | | | | |
| Group | | | | Diagn | osis 9 | | | | | | | Diagn | osis 10 | | | |

6.2.22 Global status register

The Global Error Flag is set once the watchdog failure counter (SR3<7:4>) is unequal to 0 (see also Section 2.5: Fail Safe Mode).

Table 132. Global status register

| | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|--|----------------------------------|---------------------------------------|--|---------------------|-------|---------|---|--------------------------|--------------|
| | Global error flag ⁽¹⁾ | Communication
error ⁽²⁾ | NOT (chip reset
or comm error) ⁽³⁾ | TSD2 ⁽⁴⁾ | TSD1 | V1 Fail | V _S Fail
(OV/UV) ⁽⁵⁾ | Fail safe ⁽⁶⁾ | Hex
value |
| Active high/low | High | High | Low | High | High | High | High | High | |
| Default value in Normal Mode - after
correct WD trigger or after Read & Clear
on Error Flags | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| Power ON | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 80 |
| Power ON weak battery (7) | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 82 |
| Communication error | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | C0 |
| V _S overvoltage or undervoltage | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | A2 |
| WD failure | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | A1 |
| SPI Error (DI Stuck) | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | A1 |
| TSD1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | A8 |
| TSD2 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | В9 |
| V1 Fail | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | A4 |
| Other Device Failure ⁽⁸⁾ | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | A0 |

The following Status Bits are reported in the Global Error Flag: Global Status Register: Bits 6-0 Status Register 1: Bits 10-0 Status Register 3: Bits 15, 11, 7-2

2. Communication Error: invalid number of CLOCK cycles during CSN low or failed parity check on standby command.

- 3. Cleared with CLR command on SR3.
- 4. Cleared with "READ and CLEAR" on SR3 (-> TSD1)
- Diagnosis bit only, V_S Fail is not a Fail-Safe event; cleared by Read&Clear. Bit is automatically cleared at $(V_S > V_{SUV})$ and $(V_S < V_{SOV})$ if V_{SOV} if V_{S
- 6. Cleared with a valid WD trigger (WD fail) or by clearing the corresponding status register related to failure
- 7. Slow V_S ramp-up (V_S undervoltage is filtered with 64 μ s after power-on reset)
- 8. The Global Error Flag is raised due to a failure condition which is not reported in the Global Status Register. The Failure is reported in the Status Registers 1-5

6.2.23 Status Register 1

Table 133. Status register 1: command and data bytes

| | | Com | mand | byte | 1 st data byte | 2 nd data byte | | | |
|--------------------|--|-----|------|------|---------------------------|---------------------------|---|------------|-------------|
| Read/write Address | | | | | | Bit <15:8> Bit <7:0> | | | |
| х х | | 0 | 1 | 0 | 0 | 0 | 1 | Data, 8bit | Data, 8 bit |

Table 134. Control register 1, data bytes

| | | 1 st data byte <15:8> | | | | | | | | | 2 nd data byte <7:0> | | | | | |
|----------|--------------------|----------------------------------|--|--|--|--|--|--|----|-------|---------------------------------|---------|---------|----------|---------|---------|
| Function | SH ⁻ 10 | | | | | | | | ov | OC_HS | OC_OUT4 | OC_OUT3 | OC_OUT2 | OC_OUT1 | OC_REL2 | OC_REL1 |
| Group | | Diagnosis 1 | | | | | | | | | | Diagn | osis 2 | <u>)</u> | | |

Table 135. Status register 1, bits

| Bit | Name | e Comment | I | nformation storage | | | | |
|-----|----------|---|--|--|--|--|--|--|
| 15 | OL_HS | IS | | | | | | |
| 14 | OL_OUT4 | | | | | | | |
| 13 | OL_OUT3 | JT3 Open-load event occurred since last read out | Bit is latched until | l a "read and clear" access | | | | |
| 12 | OL_OUT2 | JT2 | | | | | | |
| 11 | OL_OUT1 | JT1 | | | | | | |
| 10 | UV | | | | | | | |
| | | | VLOCKOUTEN
(CR4) | Information storage | | | | |
| | | Under voltage event on V _S occurred since last read out | 0 | automatically reset when UV condition disappears | | | | |
| | | | 1 | Bit is latched until a "read and clear" access | | | | |
| | | | | | | | | |
| 9 | V2_fail | V_2 fail (V_2 < 2 V for t> 2 μ s) event occurred since last readout | Bit is latched until a "Read and clear" access | | | | | |
| 8 | V2_short | V ₂ short (V ₂ < 2 V for t >
4ms during start up) event
occurred since last readout | | | | | | |

Table 135. Status register 1, bits (continued)

| Bit | Name | Comment | ı | nformation storage | | | |
|-----|---------|---|--|--|--|--|--|
| 7 | OV | | | | | | |
| | | | VLOCKOUTEN
(CR4) | Information storage | | | |
| | | Over voltage event on V _S occurred since last read out | 0 | automatically reset when OV condition disappears | | | |
| | | | 1 | Bit is latched until a "read and clear" access | | | |
| | | | | | | | |
| 6 | OC_HS | | | | | | |
| 5 | OC_OUT4 | | | | | | |
| 4 | OC_OUT3 | | | | | | |
| 3 | OC_OUT2 | Over current event occurred since last read out | Bit is latched until a "read and clear" access | | | | |
| 2 | OC_OUT1 | ossamos simos last roda sat | | | | | |
| 1 | OC_REL2 | | | | | | |
| 0 | OC_REL1 | | | | | | |

6.2.24 Status Register 2

Table 136. Status register 2: command and data bytes

| Command byte | | | | | | | | 1 st data byte | 2 nd data byte |
|--------------------|--|---|---|---|---|----------------------|---|---------------------------|---------------------------|
| Read/write Address | | | | | | Bit <15:8> Bit <7:0> | | | |
| х х | | 0 | 1 | 0 | 0 | 1 | 0 | Data, 8bit | Data, 8 bit |

Table 137. Control register 2, data bytes

| | | 1 st data byte <15:8> | | | | | | | | | 2 nd data byte <7:0> | | | | | |
|----------|-------------|----------------------------------|-----------|----------|----------|----------|----------|----------|----------------|--------------|---------------------------------|--------------|------------------|--------------|--------------|------------------|
| Function | WU3_state | WU2_state | WU1_state | WU3_wake | WU2_wake | WU1_wake | Wake_CAN | Wake_LIN | Wake_Timer_int | LIN_perm_dom | LIN_TxD_perm_dom | LIN_perm_rec | CAN_RxD_perm_rec | CAN_perm_rec | CAN_perm_dom | CAN_TxD_perm_dom |
| Group | Diagnosis 3 | | | | | | | | | | | Diagn | osis 4 | | | |

Table 138. Status register 2, bits

| Bit | Name | Comment | Information storage | | | |
|-----|----------------|--------------------------------------|--------------------------------|--|--|--|
| 15 | WU3_state | | | | | |
| 14 | WU2_state | State of WUx input; | "Live bits" not clearable | | | |
| 13 | WU1_state | | | | | |
| 12 | WU3_wake | | | | | |
| 11 | WU2_wake | | | | | |
| 10 | WU1_wake | Shows wake up source ('1' = wake-up) | Bits are latched until a "Read | | | |
| 9 | WAKE_CAN | Shows wake up source (1 = wake-up) | and clear" access | | | |
| 8 | WAKE_LIN | | | | | |
| 7 | Wake_TIMER_int | | | | | |

Table 138. Status register 2, bits (continued)

| Bit | Name | Comment | Information storage |
|-----|------------------|--|--|
| 6 | LIN_perm_DOM | LIN bus is dominant for t > 12 ms | |
| 5 | LIN_TxD_perm_DOM | TxDL pin is dominant for t > 12 ms;
Transmitter is disabled | |
| 4 | LIN_perm_REC | LIN bus does not follow TxDL within 40 µs; Transmitter is disabled | |
| 3 | CAN_RxD_perm_rec | RxDC has not followed TxDC for 4 times; Transmitter is disabled | Bits are latched until a "Read and clear" access |
| 2 | CAN_perm_REC | CAN has not followed TxDC for 4 times;
Transmitter is disabled | |
| 1 | CAN_perm_DOM | CAN bus is dominant for t > 700 μs | |
| 0 | CAN_TxD_perm_DOM | TxDC pin is dominant for t > 700 μs;
Transmitter is disabled | |

6.2.25 Status Register 3

Table 139. Status register 3: command and data bytes

| | | Com | mand | byte | 1 st data byte | 2 nd data byte | | | |
|------|--------------------|-----|------|------|---------------------------|---------------------------|-----------|------------|-------------|
| Read | Read/write Address | | | | | Bit <15:8> | Bit <7:0> | | |
| х х | | 0 | 1 | 0 | 0 | 1 | 1 | Data, 8bit | Data, 8 bit |

Table 140. Control register 3, data bytes

| | | 1 st data byte <15:8> | | | | | | | | | 2 nd | data b | yte < | 7:0> | | |
|----------|------|----------------------------------|----------------|----------------|---------|--------------|--------------|--------------|-----------|-----------|-----------------|-----------|-----------------|-------------------------|------------------|------------------|
| Function | TSD1 | TW | Device_state_1 | Device_state_0 | V1_fail | V1_restart_2 | V1_restart_1 | V1_restart_0 | WD_fail_3 | WD_fail_2 | WD_fail_1 | WD_fail_0 | Forced_sleep_WD | Forced_sleep_TSD2_SHTV1 | WD_timer_state_1 | WD_timer_state_0 |
| Group | | Diagnosis 5 Diagnosis 6 | | | | | | | | | | | | | | |

Table 141. Status register 3, bits

| Bit | Name | Comment | Information
storage |
|-----|------|---|-------------------------|
| 15 | TSD1 | Thermal warning / shutdown1 occurred since last | Bit is latched until a |
| 14 | TW | readout | "read and clear access" |

Table 141. Status register 3, bits (continued)

| Bit | Name | | Comment | | Information storage | | |
|-----|---|---|---|--|--|--|--|
| 13 | | State from which t | he device woke up | ı | | | |
| 12 | | Device state_2 | Device state_1 | State from
which the
device woke
up | Bit is latched until a
"read and clear
access" after a
"read and clear
access", the device | | |
| | Device_state | 0 | 0 | Active | state is updated. After a wake up, | | |
| | | 0 | 1 | V _{1_standby} | device state is: | | |
| | | 1 | 0 | V _{Bat_standby} | 01: V _{1_standby} | | |
| | | 1 | 1 | Flash | or
10: V _{Bat_standby} | | |
| | | | | | Bat_standby | | |
| 11 | V1_fail | V ₁ fail (V ₁ < 2 V fo read out | rt > 2 μs) event oc | curred since last | Bit is latched until a
"read and clear
access" | | |
| 10 | V1_restart_2 | | | | Bits are not | | |
| 9 | V1_restart_1 | | events which cause | | clearable; is cleared automatically if no | | |
| 8 | V1_restart_0 | regulator (7 ISD2
V _{Bat_standby}) | events forces the | device into | additional TSD2 event occurs within 1 min. | | |
| 7 | WD_fail_3 | | | | Dita are not | | |
| 6 | WD_fail_2 | | g watchdog triggers | | Bits are not clearable; is cleared | | |
| 5 | WD_fail_1 | watchdog trigger f | orces the device in | to V _{Bat_standby}) | with a proper
Watchdog trigger | | |
| 4 | WD_fail_0 | | | | vvateridog trigger | | |
| 3 | Forced_sleep_WD | Device was forced multiple watchdog | I to V _{Bat_standby} mo
errors | de because of | Bits are latched until | | |
| 2 | Forced_sleep_
TSD2_SHTV ₁ | Device was forced shutdown events | I to V _{Bat_standby} or i
or a short on V ₁ du | multiple thermal
uring startup. | access | | |
| 1 | WD_timer_state_1 | Status of watchdo | g counter of select | ed watchdog | | | |
| 0 | WD_timer_state_0 | timing | | | | | |
| | | WD_timer_state | Bits are not | | | | |
| | | 0 | clearable | | | | |
| | | 0 | 1 | 33 – 66% | | | |
| | | 1 | 1 | 66 – 100% | | | |
| | | | | | | | |

6.2.26 Status Register 4

Table 142. Status register 4: command and data bytes

| | | Com | mand | byte | | 1 st data byte | 2 nd data byte | | |
|------|-----------------|-----|------|------|-----|---------------------------|---------------------------|------------|-------------|
| Read | /write | | | Addr | ess | | | Bit <15:8> | Bit <7:0> |
| Х | x x 0 1 0 1 0 0 | | | | | | 0 | Data, 8bit | Data, 8 bit |

Table 143. Control register 4, data bytes

| | | 1 st data byte <15:8> | | | | | | | | | 2 nd | data k | yte < | 7:0> | | |
|----------|---------|----------------------------------|---------|---------|---------|---------|--------|--------|--------|---------|-----------------|--------|--------|------|-------------|--------|
| Function | SWRD_15 | SWRD_14 | SWRD_13 | SWRD_12 | SWRD_11 | SWRD_10 | SWRD_9 | SWRD_8 | SWRD_7 | SYS_ERR | TX_SYNC | CAN_TO | WUP | WUF | CAN_ silent | FD_ERR |
| Group | | Diagnosis 5 | | | | | | | | | | Diagn | osis 6 | ; | | |

Table 144. Status register 4, bits

| Bit | Name | Comment | Information storage |
|-----|---------|--|---|
| 15 | SWRD_15 | | |
| 14 | SWRD_14 | | |
| 13 | SWRD_13 | Status flag for Read operation to Selective Wakeup | |
| 12 | SWRD_12 | relevant Registers | |
| 11 | SWRD_11 | 0: Read not done
1: Read done | Automatically cleared by a write |
| 10 | SWRD_10 | See also Section 2.10: Serial Peripheral Interface (ST | ., |
| 9 | SWRD_9 | SPI Standard 3.0) | |
| 8 | SWRD_8 | | |
| 7 | SWRD_7 | | |
| 6 | SYS_ERR | This bit is a logical OR combination of NOT(SWRD_x) OR OSC_Fail OR FD_ERR The selective wake feature cannot be enabled (SW_EN = 1) if SYS_ERR = 1 In case of a SYS_ERR the selective wake-up feature is disabled (SW_EN = 0) | Live bit be updated while the change of SWRD_x, OSC_Fail and FD_ERR. If SWRD_x are all 1, OSC_Fail is 0 and FD_ERR is 0, this bit is 0, otherwise this bit is 1. |
| 5 | TX_SYNC | Status flag for Synchronous Reference oscillator of the Transceiver. Indicates that the last received frame was decoded correctly 0: Not synchron 1: Synchron | Live bit updated after each sent CAN frame |

Table 144. Status register 4, bits (continued)

| Bit | Name | Comment | Information storage |
|-----|------------|--|--|
| 4 | CAN_TO | CAN timeout, bit is set if there is no communication on the bus for longer than $t_{silence} \\ V_{bat_standby}$ Mode: CAN_TO indicates that there was a transition from PN_TRX_selective_sleep to TRX_SLEEP During TRX_STBY Mode (CAN_ACT = 0, Active Mode and $V_{1_standby}$ Mode) this bit indicates a CAN communication timeout. An interrupt on RxDC/NINT is generated in this case. | Bit is latched until a read and clear access |
| 3 | WUP | Wake up flag for Remote Wake up pattern | Bit is latched until a read and clear access |
| 2 | WUF | Wake up flag for Remote Wake up Frame | Bit is latched until a read and clear access |
| 1 | CAN_Silent | Online monitoring bit to see if there is silence on the bus for longer than t _{silence} . This flag shows the actual status of the CAN bus (activity/silence). A microcontroller in Stop Mode may check this flag periodically | Auto cleared and set |
| 0 | FD_ERR | Frame Detect Error. This bit is set at overflow of the Frame Error Counter (FECNT) in SR5 In case of a Frame Detect Error, the device will wake up from PN_Trx_selective_sleep | Bit is latched until a read and clear access |

6.2.27 Status Register 5

Table 145. Status register 5: command and data bytes

| | | Com | mand | byte | | 1 st data byte | 2 nd data byte | | |
|------|--------|---------------|------|------|-----|---------------------------|---------------------------|------------|-------------|
| Read | /write | | | Addr | ess | | | Bit <15:8> | Bit <7:0> |
| Х | х | x 0 1 0 1 0 1 | | | | | | Data, 8bit | Data, 8 bit |

Table 146. Control register 5, data bytes

| | 1 st data byte <15:8> | | | | | | | 2 nd data byte <7:0> | | | | | |
|----------|----------------------------------|---------|---------|---------|---------|---------|----------|---------------------------------|---------|---------|---------|---------|---------|
| Function | Reserved | FECNT_4 | FECNT_3 | FECNT_2 | FECNT_1 | FECNT_0 | OSC_FAIL | Reserved | Osc_mon | Osc_mon | Osc_mon | Osc_mon | Osc_mon |
| Group | | Diagn | osis 5 | 5 | | | | | Diagn | osis 6 | 6 | | |

Table 147. Status register 5, bits

| Bit | Name | Comment | Information storage |
|-------|----------|---|--|
| 15 | Reserved | | |
| 14 | Reserved | Must be kept at default | |
| 13 | Reserved | | |
| 12 | FECNT_4 | Frame Detect Error Counter | |
| 11 | FECNT_3 | This counter is increased by 1 in case a frame was not received/decoded correctly (CRC error, stuff-bit | |
| 10 | FECNT_2 | error, form error). | Live bit updated after |
| 9 | FECNT_1 | The counter is decreased by 1 with every frame which is decoded correctly | each sent CAN frame |
| 8 | FECNT_0 | If FECNT = 31, the next erroneous frame will wake-
up the device, set FDERR = 1 and reset FECNTx = 0 | |
| 7 | OSC_FAIL | OSC Failure Flag (used device internally) | Bit is latched until a read and clear access |
| 6 | Reserved | Must be kept at default | |
| 5 | Reserved | Must be kept at default | |
| 4 - 0 | Osc_mon | Monitoring of internal oscillator (used internally) | Live bit updated after each sent CAN frame |


7 Package information

7.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK $^{\otimes}$ packages, depending on their level of environmental compliance. ECOPACK $^{\otimes}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK $^{\otimes}$ is an ST trademark.

7.2 PowerSSO-36 mechanical data

Figure 44. PowerSSO-36 package dimensions



Package information L99PM72PXP

Table 148. PowerSSO-36 mechanical data

| Corrects and | | Millimeters | |
|--------------|-------|-------------|--------|
| Symbol | Min. | Тур. | Max. |
| А | - | - | 2.45 |
| A2 | 2.15 | - | 2.35 |
| a1 | 0 | - | 0.1 |
| b | 0.18 | - | 0.36 |
| С | 0.23 | - | 0.32 |
| D | 10.10 | - | 10.50 |
| E | 7.4 | - | 7.6 |
| е | - | 0.5 | - |
| e3 | - | 8.5 | - |
| F | - | 2.3 | - |
| G | - | - | 0.1 |
| G1 | - | - | 0.06 |
| Н | 10.1 | - | 10.5 |
| h | - | - | 0.4 |
| k | 0° | - | 8° |
| L | 0.55 | - | 0.85 |
| М | - | 4.3 | - |
| N | - | - | 10 deg |
| 0 | - | 1.2 | - |
| Q | - | 0.8 | - |
| S | - | 2.9 | - |
| Т | - | 3.65 | - |
| U | - | 1.0 | - |
| Х | 4.1 | - | 4.7 |
| Y | 6.5 | - | 7.1 |

126/128 Doc ID 023553 Rev 3

L99PM72PXP Revision history

8 Revision history

Table 149. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 16-Nov-2012 | 1 | Initial release. |
| 01-Feb-2013 | 2 | Updated Section 2.2.2: Flash Mode and Section: Wake up from TRX_SLEEP Table 32: LIN transmitter and receiver: pin LIN: - C _{LIN} : added row Table 33: LIN transceiver timing - D2, D4: updated test condition Table 123: Control register 16, data bytes: - Sample_0, Sample_1, Sample_2: updated default values Table 147: Status register 5, bits: - OSC_FAIL: updated information storage |
| 19-Sep-2013 | 3 | Updated Disclaimer. |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

128/128 Doc ID 023553 Rev 3