



## PIN CONFIGURATION (HIGH SPEED) (61/64WV5128ALL/BLL)

#### 36 mini BGA




## 44-Pin TSOP (Type II)



### PIN DESCRIPTIONS

A0-A18	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Bidirectional Ports
V <sub>DD</sub>	Power
GND	Ground
NC	No Connection

### 36-Pin SOJ







## PIN CONFIGURATION (LOW POWER) (61/64WV5128ALS/BLS)

32-pin TSOP (TYPE I), (Package Code T) 32-pin sTSOP (TYPE I) (Package Code H)

32-pin SOP 32-pin TSOP (TYPE II) (Package Code T2)





### **PIN DESCRIPTIONS**

A0-A18	Address Inputs
CE	Chip Enable 1 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Input/Output
V <sub>DD</sub>	Power
GND	Ground



### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 3.3V + 5\%$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 \text{ mA}$	_	0.4	V
VIH	Input HIGH Voltage		2	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
Li	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-1	1	μA

#### Note:

### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 2.4V - 3.6V$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1.8	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
lu	Input Leakage	$GND \leq Vin \leq Vdd$	<b>–1</b>	1	μA
ILO	Output Leakage	$GND \leq Vout \leq Vdd$ , Outputs Disabled	-1	1	μA

#### Note:

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 1.65V-2.2V$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	V <sub>DD</sub> = Min, Iон = -0.1 mA	1.4	_	V
Vol	Output LOW Voltage	VDD = Min, IOL = 0.1 mA	_	0.2	V
VIH	Input HIGH Voltage		1.4	V <sub>DD</sub> + 0.2	V
VIL <sup>(1)</sup>	Input LOW Voltage		-0.2	0.4	V
lu	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
ILO	Output Leakage	GND ≤ Vout ≤ VDD, Outputs Disabled	-1	1	μA

V<sub>IL</sub> (min.) = -0.3V DC; V<sub>IL</sub> (min.) = -2.0V AC (pulse width <10 ns). Not 100% tested.</li>
 V<sub>IH</sub> (max.) = V<sub>DD</sub> + 0.3V DC; V<sub>IH</sub> (max.) = V<sub>DD</sub> + 2.0V AC (pulse width <10 ns). Not 100% tested.</li>

<sup>1.</sup> V<sub>IL</sub> (min.) = −0.3V DC; V<sub>IL</sub> (min.) = −2.0V AC (pulse width <10 ns). Not 100% tested.

V<sub>IH</sub> (max.) = V<sub>DD</sub> + 0.3V DC; V<sub>IH</sub> (max.) = V<sub>DD</sub> + 2.0V AC (pulse width <10 ns). Not 100% tested.

<sup>1.</sup> V<sub>IL</sub> (min.) = −0.3V DC; V<sub>IL</sub> (min.) = −2.0V AC (pulse width <10 ns). Not 100% tested. V<sub>IH</sub> (max.) = V<sub>DD</sub> + 0.3V DC; V<sub>IH</sub> (max.) = V<sub>DD</sub> + 2.0V AC (pulse width <10 ns). Not 100% tested.



#### **TRUTH TABLE**

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	Icc
Read	Н	L	L	<b>D</b> оит	Icc
Write	L	L	Χ	DIN	Icc

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> + 0.5	V	
VDD	VDD Relates to GND	-0.3 to 4.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

#### Notes

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
C <sub>I/O</sub>	Input/Output Capacitance	VOUT = $0V$	8	pF

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 3.3V$ .



# HIGH SPEED (IS61WV5128ALL/BLL) OPERATING RANGE (VDD) (IS61WV5128ALL)

Range	Ambient Temperature	<b>V</b> DD	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	20ns	
Industrial	-40°C to +85°C	1.65V-2.2V	20ns	
Automotive	-40°C to +125°C	1.65V-2.2V	20ns	

## OPERATING RANGE (VDD) (IS61WV5128BLL)(1)

Range	Ambient Temperature	Vdd (8 ns)1	VDD (10 ns) <sup>1</sup>	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V	
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V	

#### Note:

## OPERATING RANGE (VDD) (IS64WV5128BLL)

Range	Ambient Temperature	VDD (10 ns)	
Automotive	-40°C to +125°C	2.4V-3.6V	

### POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

	_			-	8	-10	-2	20	
Symbol	Parameter	<b>Test Conditions</b>		Min.	Max.	Min. Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	V <sub>DD</sub> = Max.,	Com.	_	50	<del>-</del> 40		40	mA
	Supply Current	IOUT = 0  mA, f = fMAX	Ind.	_	55	<del>-</del> 45	_	45	
			Auto.	_	_	<del>-</del> 65	_	65	
			typ.(2)			25			
lcc1	Operating	V <sub>DD</sub> = Max.,	Com.	_	35	<b>—</b> 35	_	30	mA
	Supply Current	IOUT = 0  mA, f = 0	Ind.	_	40	<del></del>	_	40	
			Auto.	_	_	— 60	_	60	
IsB1	TTL Standby Current	V <sub>DD</sub> = Max.,	Com.	_	10	<del>-</del> 10	_	10	mA
	(TTL Inputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}$	Ind.	_	15	<del>-</del> 15	_	15	
		$\overline{CE} \ge V_{IH}, f = 0$	Auto.	_	_	— 30	_	30	
IsB2	CMOS Standby	V <sub>DD</sub> = Max.,	Com.	_	7	<b>—</b> 7	_	7	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	10	<del>-</del> 10	_	10	
		$V_{IN} \ge V_{DD} - 0.2V$ , or	Auto.	_	_	<del>-</del> 20	_	20	
		$V_{IN} \leq ~0.2V, f = 0$	typ.(2)			2			

- 1. At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at  $V_{DD} = 3.0V$ ,  $T_A = 25^{\circ}C$  and not 100% tested.

<sup>1.</sup> When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of 3.3V  $\pm$  5%, the device meets 8ns.



## LOW POWER (IS61WV5128ALS/BLS)

## **OPERATING RANGE (VDD) (IS61WV5128ALS)**

Range	Ambient Temperature	<b>V</b> DD	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	35ns	
Industrial	–40°C to +85°C	1.65V-2.2V	35ns	
Automotive	-40°C to +125°C	1.65V-2.2V	35ns	

## OPERATING RANGE (VDD) (IS61WV5128BLS)(1)

Range	Ambient Temperature	<b>V</b> DD	Speed	
Commercial	0°C to +70°C	2.4V-3.6V	25 ns	
Industrial	–40°C to +85°C	2.4V-3.6V	25 ns	

## **OPERATING RANGE (VDD) (IS64WV5128BLS)**

Range	Ambient Temperature	V <sub>DD</sub>	Speed	
Automotive	-40°C to +125°C	2.4V-3.6V	35 ns	

## POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

				-2	25	-3	5		
Symbol	Parameter	<b>Test Conditions</b>		Min.	Max.	Min.	Max.	Unit	
Icc	VDD Dynamic Operating	V <sub>DD</sub> = Max.,	Com.	_	20	_	20	mA	
	Supply Current	IOUT = 0  mA, f = fMAX	Ind.	_	25	_	25		
			Auto.	_	50	_	50		
			typ.(2)	1	1				
lcc1	Operating	V <sub>DD</sub> = Max.,	Com.	_	10	_	10	mA	
	Supply Current	IOUT = 0  mA, f = 0	Ind.	_	12	_	12		
			Auto.	_	20	_	20		
ISB1	TTL Standby Current	V <sub>DD</sub> = Max.,	Com.	_	5	_	5	mA	
	(TTL Inputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}$	Ind.	_	7	_	7		
		$\overline{CE} \ge V_{IH}, f = 0$	Auto.	_	10	_	10		
ISB2	CMOS Standby	V <sub>DD</sub> = Max.,	Com.	_	1	_	1	mA	
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	2	_	2		
		$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$ , or	Auto.	_	10	_	10		
		$V_{IN} \leq~0.2V,f=0$	typ.(2)	0.	2				

<sup>1.</sup> At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

<sup>2.</sup> Typical values are measured at  $V_{DD} = 3.0V$ ,  $T_A = 25$ °C and not 100% tested.



## **ACTEST CONDITIONS**

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 10%)	Unit (1.65V-2.2V)	
Input Pulse Level	0V to 3V	0V to 3V	0V to 1.8V	
Input Rise and Fall Times	1V/ ns	1V/ ns	1V/ ns	
Input and Output Timing and Reference Level (V <sub>Ref</sub> )	1.5V	1.5V	0.9V	
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2	

## **ACTEST LOADS**




Figure 1.




Figure 2.



## READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-	8	-1	10		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	8	_	10	_	ns	
taa	Address Access Time	_	8	_	10	ns	
<b>t</b> oha	Output Hold Time	2.0	_	2.0	_	ns	
tace	CE Access Time	_	8	_	10	ns	
tDOE	OE Access Time	_	4.5	_	4.5	ns	
thzoe <sup>(2)</sup>	OE to High-Z Output	_	3	_	4	ns	
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	ns	
thzce(2	CE to High-Z Output	0	3	0	4	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	3	_	ns	
<b>t</b> pu	Power Up Time	0	_	0	_	ns	
<b>t</b> PD	Power Down Time	_	8	_	10	ns	

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



## READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		_	20 ns	-25	ns	-3	5 ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	20		25	_	35	_	ns
taa	Address Access Time	_	20	_	25	_	35	ns
tона	Output Hold Time	2.5		4	_	4	_	ns
tace	CE Access Time	_	20	_	25	_	35	ns
tdoe	OE Access Time	_	8	_	12	_	15	ns
tHZOE <sup>(2)</sup>	OE to High-Z Output	0	8	0	8	0	10	ns
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0		0	_	0	_	ns
thzce <sup>(2</sup>	CE to High-Z Output	0	8	0	8	0	10	ns
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	10	_	10	_	ns
<b>t</b> PU	Power Up Time	0	_	0	_	0	_	ns
<b>t</b> PD	Power Down Time	_	20	_	25	_	35	ns

#### Notes:

10


<sup>1.</sup> Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

<sup>2.</sup> Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


<sup>3.</sup> Not 100% tested.



## **AC WAVEFORMS READ CYCLE NO.** $1^{(1,2)}$ (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ )



## READ CYCLE NO. 2<sup>(1,3)</sup> ( $\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled)



- WE is HIGH for a Read Cycle.
   The device is continuously selected. OE, CE = VIL.
- 3. Address is valid prior to or coincident with  $\overline{\text{CE}}$  LOW transitions.



## WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-{	3	-10	0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	ns
tsce	CE to Write End	6.5	_	8	_	ns
taw	Address Setup Time to Write End	6.5	_	8	_	ns
<b>t</b> HA	Address Hold from Write End	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	ns
tpwe1	WE Pulse Width (OE = HIGH)	6.5	_	8	_	ns
tpwE2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}} = \text{LOW}$ )	8.0	_	10	_	ns
tsd	Data Setup to Write End	5	_	6	_	ns
<b>t</b> HD	Data Hold from Write End	0	_	0	_	ns
thzwe <sup>(2)</sup>	WE LOW to High-Z Output	_	3.5	_	5	ns
tLZWE <sup>(2)</sup>	WE HIGH to Low-Z Output	2	_	2	_	ns

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

<sup>3.</sup> The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



## WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range)

		-20	ns	-25	ns	-35	-35 ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	20	_	25	_	35	_	ns
tsce	CE to Write End	12		18	_	25	_	ns
taw	Address Setup Time to Write End	12	_	15	_	25	_	ns
<b>t</b> HA	Address Hold from Write End	0	_	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	0	_	ns
tPWE1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	12		18	_	30	_	ns
tPWE2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = LOW)	17		20	_	30	_	ns
tsp	Data Setup to Write End	9		12	_	15	_	ns
thd	Data Hold from Write End	0	_	0	_	0	_	ns
thzwe <sup>(3)</sup>	WE LOW to High-Z Output	_	9	_	12	_	20	ns
tLZWE <sup>(3)</sup>	WE HIGH to Low-Z Output	3	_	5	_	5	_	ns

#### Notes:

2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


<sup>1.</sup> Test conditions for IS61WV6416LL assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

<sup>3.</sup> The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




### **AC WAVEFORMS**

WRITE CYCLE NO.  $1^{(1,2)}$  ( $\overline{CE}$  Controlled,  $\overline{OE}$  = HIGH or LOW)






## WRITE CYCLE NO. 2<sup>(1,2)</sup> (WE Controlled: OE is HIGH During Write Cycle)



#### Notes:

- 1. The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if  $\overline{\text{OE}}$  > VIH.

## WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)





## **HIGH SPEED (IS61WV5128ALL/BLL)**

## **DATA RETENTION SWITCHING CHARACTERISTICS** (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	6	mA
			Ind.	_	_	8	
			Auto.			15	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


Note 1: Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.

## **DATA RETENTION SWITCHING CHARACTERISTICS** (1.65V-2.2V)

Symbol	Parameter	<b>Test Condition</b>	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
V <sub>DR</sub>	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	6	mA
			Ind.	_	_	8	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		<b>t</b> RC	_	_	ns

**Note 1**: Typical values are measured at V<sub>DD</sub> = 1.8V, T<sub>A</sub> = 25°C and not 100% tested.

## DATA RETENTION WAVEFORM (CE Controlled)





## LOW POWER (IS61WV5128ALS/BLS)

## **DATA RETENTION SWITCHING CHARACTERISTICS** (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.2	1	mA
			Ind.	_	_	2	
			Auto.			10	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		<b>t</b> RC	_	_	ns


Note 1: Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.

## **DATA RETENTION SWITCHING CHARACTERISTICS** (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
V <sub>DR</sub>	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.2	1	mA
			Ind.	_	_	2	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

**Note 1**: Typical values are measured at V<sub>DD</sub> = 1.8V, T<sub>A</sub> = 25°C and not 100% tested.

## DATA RETENTION WAVEFORM (CE Controlled)





## **ORDERING INFORMATION (HIGH SPEED)**

Commercial Range: 0°C to +70°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8¹)	IS61WV5128BLL-10TL	TSOP (Type II), Lead-free
Madai		

Note

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8¹)	IS61WV5128BLL-10BI	36-ball mini BGA (6mm x 8mm)
	IS61WV5128BLL-10BLI	36-ball mini BGA (6mm x 8mm), Lead-free
	IS61WV5128BLL-10TI	TSOP (Type II)
	IS61WV5128BLL-10TLI	TSOP (Type II), Lead-free
	IS61WV5128BLL-10KLI	400-mil Plastic SOJ, Lead-free

#### Note:

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV5128ALL-20BI	36-ball mini BGA (6mm x 8mm)
	IS61WV5128ALL-20TI	TSOP (Type II)

Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV5128BLL-10BA3	36-ball mini BGA (6mm x 8mm)
	IS64WV5128BLL-10BLA3	36-ball mini BGA (6mm x 8mm), Lead-free
	IS64WV5128BLL-10CTA3	TSOP (Type II), Copper Leadframe
	IS64WV5128BLL-10CTLA3	TSOP (Type II), Copper Leadframe
		Lead-free

<sup>1.</sup> Speed = 8ns for  $V_{DD}$  = 3.3V  $\pm$  5%. Speed = 10ns for  $V_{DD}$  = 2.4V to 3.6V.

<sup>1.</sup> Speed = 8ns for  $V_{DD}$  = 3.3V  $\pm$  5%. Speed = 10ns for  $V_{DD}$  = 2.4V to 3.6V.



**ORDERING INFORMATION (LOW POWER)** 

Industrial Range: -40°C to +85°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
25	IS61WV5128BLS-25TLI	TSOP (Type II), Lead-free



