


# 48-pin mini BGA (9mmx11mm)




### **PIN DESCRIPTIONS**

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
ĪB	Lower-byte Control (I/O0-I/O7)
<del>UB</del>	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



# PIN CONFIGURATIONS

# 44-Pin TSOP (Type II)



### **PIN DESCRIPTIONS**

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
ĪB	Lower-byte Control (I/O0-I/O7)
<del>UB</del>	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



### TRUTH TABLE

						I/O	PIN	
Mode	WE	Œ	ŌĒ	LB	<b>UB</b>	I/O0-I/O7	I/O8-I/O15	<b>VDD Current</b>
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	H X	L L	H X	X H	X H	High-Z High-Z	High-Z High-Z	Icc
Read	H H H	L L L	L L L	L H L	H L L	Douт High-Z Douт	High-Z Douт Douт	Icc
Write	L L L	L L L	X X X	L H L	H L L	Dın High-Z Dın	High-Z Dın Dın	lcc

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	$-0.5$ to $V_{DD} + 0.5$	V	
VDD	VDD Relates to GND	-0.3 to 4.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

#### Notes:

### CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Cı/o	Input/Output Capacitance	Vout = 0V	8	pF

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 3.3V$ .

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage
to the device. This is a stress rating only and functional operation of the device at these or any other
conditions above those indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect reliability.



# **OPERATING RANGE (VDD) (IS61WV51216ALL)**

Range	Ambient Temperature	V <sub>DD</sub> (20 ns)	
Commercial	0°C to +70°C	1.65V-2.2V	
Industrial	–40°C to +85°C	1.65V-2.2V	
Automotive	-40°C to +125°C	1.65V-2.2V	

## OPERATING RANGE (VDD) (IS61WV51216BLL)(1)

Range	Ambient Temperature	VDD (8 ns)	VDD (10 ns)	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V	
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V	

#### Note

# OPERATING RANGE (VDD) (IS64WV51216BLL)

Range	Ambient Temperature	VDD (10 ns)	
Automotive	-40°C to +125°C	2.4V-3.6V	

10/01/09

<sup>1.</sup> When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of  $3.3V \pm 5\%$ , the device meets 8ns.



## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 3.3V \pm 5\%$ 

Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Unit
Vон	Output HIGH Voltage	V <sub>DD</sub> = Min., Iон = -4.0 mA	2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2	VDD + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
ILI	Input Leakage	$GND \le VIN \le VDD$	-1	1	μA
ILO	Output Leakage	$GND \le V_{OUT} \le V_{DD}$ , Outputs Disabled	<b>-1</b>	1	μA

#### Note:

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 2.4V - 3.6V$ 

Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Unit
Vон	Output HIGH Voltage	V <sub>DD</sub> = Min., Iон = -1.0 mA	1.8	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	V <sub>DD</sub> + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	GND ≤ VIN ≤ VDD	-1	1	μA
ILO	Output Leakage	GND ≤ Vo∪t ≤ Vdd, Outputs Disabled	-1	1	μΑ

#### Note:

### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 1.65V-2.2V$ 

Symbol	Parameter	<b>Test Conditions</b>	V <sub>DD</sub>	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.65-2.2V	1.4	_	V
Vol	Output LOW Voltage	IoL = 0.1 mA	1.65-2.2V	_	0.2	V
VIH	Input HIGH Voltage		1.65-2.2V	1.4	V <sub>DD</sub> + 0.2	V
VIL <sup>(1)</sup>	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
ILI	Input Leakage	$GND \leq V IN \leq V DD$		<b>–</b> 1	1	μA
ILO	Output Leakage	GND≤ Vout≤ Vdd, Ou	tputs Disabled	<b>–</b> 1	1	μΑ

Vı∟(min.)=-0.3V DC; Vı∟(min.)=-2.0V AC (pulse width<10 ns). Not 100% tested.</li>
 Vı⊢(max.)=Vpp+0.3V DC; Vı⊢(max.)=Vpp+2.0V AC (pulse width<10 ns). Not 100% tested.</li>

VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width < 10 ns). Not 100% tested.</li>
 VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width < 10 ns). Not 100% tested.</li>

VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width < 10 ns). Not 100% tested.</li>
 VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width < 10 ns). Not 100% tested.</li>



# **AC TEST CONDITIONS (HIGH SPEED)**

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 5%)	Unit (1.65V-2.2V)
Input Pulse Level	0.4V to VDD-0.3V	0.4V to VDD-0.3V	0.4V to VDD-0.2V
Input Rise and Fall Times	1.5ns	1.5ns	1.5ns
Input and Output Timing and Reference Level (VRef)	VDD/2	VDD/2 + 0.05	V <sub>DD</sub> /2
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2

# **AC TEST LOADS**




Figure 1.




Figure 2.



# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

					8	-1	0	-2	20	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	V <sub>DD</sub> Dynamic Operating	V <sub>DD</sub> = Max.,	Com.	_	110	_	90	_	50	mA
	Supply Current	IOUT = 0  mA, f = fMAX	Ind.	_	115	_	95	_	60	
			Auto.	_	_	_	140	_	100	
			typ.(2)			60	)			
lcc1	Operating	V <sub>DD</sub> = Max.,	Com.	_	85	_	85	_	45	mA
	Supply Current	IOUT = 0  mA, f = 0	Ind.	_	90	_	90	_	55	
			Auto.	_	_	_	110	_	90	
Isb1	TTL Standby Current	V <sub>DD</sub> = Max.,	Com.	_	30	_	30	_	30	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	35	_	35	_	35	
		$\overline{\textbf{CE}} \ge V_{IH}, f = 0$	Auto.	_	_	_	70	_	70	
IsB2	CMOS Standby	V <sub>DD</sub> = Max.,	Com.	_	20	_	20	_	15	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	25	_	25	_	20	
	. ,	$V_{IN} \ge V_{DD} - 0.2V$ , or	Auto.	_	_	_	60	_	60	
		$V_{IN} \leq 0.2V, f = 0$	typ.(2)			4				

- 1. At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at VDD = 3.0V,  $TA = 25^{\circ}C$  and not 100% tested.



# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		_	8	-1	0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	8	_	10	_	ns
taa	Address Access Time	_	8	_	10	ns
<b>t</b> oha	Output Hold Time	2.5	_	2.5	_	ns
<b>t</b> ACE	CE Access Time	_	8	_	10	ns
<b>t</b> DOE	<del>OE</del> Access Time	_	5.5	_	6.5	ns
thzoe(2)	ŌE to High-Z Output	_	3	_	4	ns
tlzoe(2)	OE to Low-Z Output	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	3	0	4	ns
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	3	_	ns
<b>t</b> BA	LB, UB Access Time	_	5.5	_	6.5	ns
thzb(2)	LB, UB to High-Z Output	0	3	0	3	ns
tlzb <sup>(2)</sup>	$\overline{LB}$ , $\overline{UB}$ to Low-Z Output	0	_	0	_	ns
<b>t</b> PU	PowerUpTime	0	_	0	_	ns
<b>t</b> PD	PowerDownTime	_	8	_	10	ns

 $<sup>1. \ \, \</sup>text{Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.}$ 

 $<sup>2. \ \ \, \</sup>dot{\text{Tested with the load in Figure 2. Transition is measured}} \pm 500\,\text{mV from steady-state voltage}.$ 



## READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)

		-20	ns		
Symbol	Parameter	Min.	Max.	Unit	
trc	Read Cycle Time	20	_	ns	
taa	Address Access Time	_	20	ns	
<b>t</b> oha	Output Hold Time	2.5	_	ns	
tace	CE Access Time	_	20	ns	
tDOE	OE Access Time	_	8	ns	
thzoe(2)	OE to High-Z Output	0	8	ns	
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	ns	
thzce(2	CE to High-Z Output	0	8	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	ns	
<b>t</b> BA	LB, UB Access Time	_	8	ns	
<b>t</b> HZB	LB, UB to High-Z Output	0	8	ns	
<b>t</b> LZB	LB, UB to Low-Z Output	0	_	ns	


<sup>1.</sup> Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

<sup>2.</sup> Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


<sup>3.</sup> Not 100% tested.



**READ CYCLE NO.**  $1^{(1,2)}$  (Address Controlled) ( $\overline{CE} = \overline{OE} = VIL$ )



# READ CYCLE NO. 2<sup>(1,3)</sup> ( $\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled)



- 1. WE is HIGH for a Read Cycle.
- The device is continuously selected. OE, CE = VIL.
   Address is valid prior to or coincident with CE LOW transitions.



# WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-{	3	-10	
Symbol	Parameter	Min.	Max.	Min. Max	c. Unit
twc	Write Cycle Time	8	_	10 —	ns
tsce	CE to Write End	6.5	_	8 —	ns
taw	Address Setup Time to Write End	6.5	_	8 —	ns
tha	Address Hold from Write End	0	_	0 —	ns
<b>t</b> sa	Address Setup Time	0	_	0 —	ns
<b>t</b> PWB	LB, UB Valid to End of Write	6.5	_	8 —	ns
tpwe1	WE Pulse Width	6.5	_	8 —	ns
tpwe2	WE Pulse Width (OE = LOW)	8.0	_	10 —	ns
tso	Data Setup to Write End	5	_	6 —	ns
tho	Data Hold from Write End	0	_	0 —	ns
thzwe <sup>(2)</sup>	WE LOW to High-Z Output	_	3.5	<b>—</b> 5	ns
tlzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	2	_	2 —	ns

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

<sup>3.</sup> The internal write time is defined by the overlap of  $\overline{\textbf{CE}}$  LOW and  $\overline{\textbf{UB}}$  or  $\overline{\textbf{LB}}$ , and  $\overline{\textbf{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded are a product in development




# WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

0	Barrandari		0 ns	112
Symbol	Parameter	Min.	Max.	Unit
twc	Write Cycle Time	20	_	ns
tsce	CE to Write End	12	_	ns
taw	Address Setup Time to Write End	12	_	ns
<b>t</b> HA	Address Hold from Write End	0	_	ns
tsa	Address Setup Time	0	_	ns
<b>t</b> PWB	LB, UB Valid to End of Write	12	_	ns
tpwe1	WE Pulse Width (OE = HIGH)	12	_	ns
tpwE2	WE Pulse Width (OE = LOW)	17	_	ns
<b>t</b> SD	Data Setup to Write End	9	_	ns
tho	Data Hold from Write End	0	_	ns
thzwe <sup>(3)</sup>	WE LOW to High-Z Output	_	9	ns
tlzwe <sup>(3)</sup>	WE HIGH to Low-Z Output	3	_	ns

- Test conditions for IS61WV51216ALL/BLL assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to Vpp-0.3V and output loading specified in Figure 1a.
- Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of  $\overline{\textbf{CE}}$  LOW and  $\overline{\textbf{UB}}$  or  $\overline{\textbf{LB}}$ , and  $\overline{\textbf{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




WRITE CYCLE NO.  $1^{(1,2)}$  ( $\overline{CE}$  Controlled,  $\overline{OE}$  = HIGH or LOW)








## WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)




## WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)





WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)




- 1. The internal Write time is defined by the overlap of  $\overline{\textbf{CE}} = \texttt{LOW}$ ,  $\overline{\textbf{UB}}$  and/or  $\overline{\textbf{LB}} = \texttt{LOW}$ , and  $\overline{\textbf{WE}} = \texttt{LOW}$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The  $\underline{\textbf{t}}_{SA}$ ,  $\underline{\textbf{t}}_{HA}$ ,  $\underline{\textbf{t}}_{SD}$ , and  $\underline{\textbf{t}}_{HD}$  timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. Tested with  $\overline{OE}$  HIGH for a minimum of 4 ns before  $\overline{WE}$  = LOW to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.



### **DATA RETENTION SWITCHING CHARACTERISTICS**

Symbol	Parameter	Test Condition	Test Condition		Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	3.6	V
IDR	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Ind. Auto.	_ _	20 50	mA
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	ns

# DATA RETENTION WAVEFORM (CE Controlled)





### **ORDERING INFORMATION**

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

Order Part No.	Package
IS61WV51216BLL-10MI	48 mini BGA (9mm x 11mm)
IS61WV51216BLL-10MLI	48 mini BGA (9mm x 11mm), Lead-free
IS61WV51216BLL-10TI	TSOP (Type II)
IS61WV51216BLL-10TLI	TSOP (Type II), Lead-free
	IS61WV51216BLL-10MI IS61WV51216BLL-10MLI IS61WV51216BLL-10TI

#### Note

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV51216ALL-20MI	48 mini BGA (9mm x 11mm)
	IS61WV51216ALL-20TI	TSOP (Type II)

Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV51216BLL-10MA3	48 mini BGA (9mm x 11mm)
	IS64WV51216BLL-10MLA3	48 mini BGA (9mm x 11mm), Lead-free
	IS64WV51216BLL-10CTA3	TSOP (Type II), Copper Leadframe
	IS64WV51216BLL-10CTLA3	TSOP (Type II), Lead-free, Copper Leadframe

<sup>1.</sup> Speed = 8ns for  $V_{DD}$  = 3.3V  $\pm$  5%. Speed = 10ns for  $V_{DD}$  = 2.4V - 3.6V



