

IRL7833/S/LPbF

International
IR Rectifier

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{GS} = 0V$, $I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	18	—	mV/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1mA$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	3.1	3.8	$m\Omega$	$V_{GS} = 10V$, $I_D = 38A$ ④
		—	3.7	4.5		$V_{GS} = 4.5V$, $I_D = 30A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	1.4	—	2.3	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-11	—	mV/ $^\circ\text{C}$	
I_{DSS}	Drain-to-Source Leakage Current	—	—	1.0	μA	$V_{DS} = 24V$, $V_{GS} = 0V$
		—	—	150		$V_{DS} = 24V$, $V_{GS} = 0V$, $T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
g_{fs}	Forward Transconductance	150	—	—	S	$V_{DS} = 15V$, $I_D = 30A$
Q_g	Total Gate Charge	—	32	47	nC	$V_{DS} = 16V$ $V_{GS} = 4.5V$ $I_D = 30A$ See Fig. 16
Q_{gs1}	Pre-Vth Gate-to-Source Charge	—	8.7	—		
Q_{gs2}	Post-Vth Gate-to-Source Charge	—	5.1	—		
Q_{gd}	Gate-to-Drain Charge	—	13	—		
Q_{godr}	Gate Charge Overdrive	—	5.3	—		
Q_{sw}	Switch Charge ($Q_{gs2} + Q_{gd}$)	—	18	—		
Q_{oss}	Output Charge	—	22	—	nC	$V_{DS} = 16V$, $V_{GS} = 0V$
$t_{d(on)}$	Turn-On Delay Time	—	18	—	ns	$V_{DD} = 15V$, $V_{GS} = 4.5V$ ④ $I_D = 26A$ Clamped Inductive Load
t_r	Rise Time	—	50	—		
$t_{d(off)}$	Turn-Off Delay Time	—	21	—		
t_f	Fall Time	—	6.9	—		
C_{iss}	Input Capacitance	—	4170	—	pF	$V_{GS} = 0V$ $V_{DS} = 15V$ $f = 1.0MHz$
C_{oss}	Output Capacitance	—	950	—		
C_{rss}	Reverse Transfer Capacitance	—	470	—		





Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ②⑥	—	560	mJ
I_{AR}	Avalanche Current ①	—	30	A
E_{AR}	Repetitive Avalanche Energy ①	—	14	mJ

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	150④	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①⑥	—	—	600		
V_{SD}	Diode Forward Voltage	—	—	1.2	V	$T_J = 25^\circ\text{C}$, $I_S = 30A$, $V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	42	63	ns	$T_J = 25^\circ\text{C}$, $I_F = 30A$, $V_{DD} = 15V$
Q_{rr}	Reverse Recovery Charge	—	34	51	nC	$di/dt = 100A/\mu s$ ④








Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10. Threshold Voltage Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRL7833/S/LPbF

International
IR Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13. Gate Charge Test Circuit




Fig 14a. Switching Time Test Circuit




Fig 14b. Switching Time Waveforms

www.irf.com




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16. Gate Charge Waveform

Power MOSFET Selection for Non-Isolated DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$P_{loss} = (I_{rms}^2 \times R_{ds(on)}) + \left(I \times \frac{Q_{gd}}{i_g} \times V_{in} \times f \right) + \left(I \times \frac{Q_{gs2}}{i_g} \times V_{in} \times f \right) + (Q_g \times V_g \times f) + \left(\frac{Q_{oss}}{2} \times V_{in} \times f \right)$$

This simplified loss equation includes the terms Q_{gs2} and Q_{oss} which are new to Power MOSFET data sheets.

Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 16.

Q_{gs2} indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to I_{dmax} at which time the drain voltage begins to change. Minimizing Q_{gs2} is a critical factor in reducing switching losses in Q1.

Q_{oss} is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how Q_{oss} is formed by the parallel combination of the voltage dependant (non-linear) capacitance's C_{ds} and C_{dg} when multiplied by the power supply input buss voltage.

Synchronous FET

The power loss equation for Q2 is approximated by;

$$P_{loss} = P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} = (I_{rms}^2 \times R_{ds(on)}) + (Q_g \times V_g \times f) + \left(\frac{Q_{oss}}{2} \times V_{in} \times f \right) + (Q_{rr} \times V_{in} \times f)$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge Q_{oss} and reverse recovery charge Q_{rr} both generate losses that are transferred to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and V_{in} . As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current. The ratio of Q_{gd}/Q_{gs1} must be minimized to reduce the potential for Cdv/dt turn on.





Figure A: Q_{oss} Characteristic

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)




NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION : INCH
- 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
- 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

TO-220AB Part Marking Information


EXAMPLE: THIS IS AN IRF1010
 LOT CODE 1789
 ASSEMBLED ON WW 19, 1997
 IN THE ASSEMBLY LINE "C"
Note: "P" in assembly line position indicates "Lead-Free"



IRL7833/S/LPbF

International
IR Rectifier


D²Pak Package Outline




D²Pak Part Marking Information

EXAMPLE: THIS IS AN IRL7833 WITH
LOT CODE 8024
ASSEMBLED ON WW 02, 2000
IN THE ASSEMBLY LINE "L"


Note: "P" in assembly line
position indicates "Lead-Free"



OR




TO-262 Package Outline




TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L
 LOT CODE 1789
 ASSEMBLED ON WW19, 1997
 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead-Free"




OR



Dimensions are shown in millimeters (inches)

Figure 1 shows the dimensions of the TRR and TRL components. The top view includes the following dimensions:

- Overall width: 1.60 (0.063) mm, 1.50 (0.059) mm
- Feed point spacing: 4.10 (0.161) mm, 3.90 (0.153) mm
- Feed point diameter: $\phi 1.60$ (0.063) mm, 1.50 (0.059) mm
- Mounting hole diameter: $\phi 1.75$ (0.069) mm, 1.25 (0.049) mm
- Mounting hole spacing: 16.10 (0.634) mm, 15.90 (0.626) mm
- Overall height: 11.60 (0.457) mm, 11.40 (0.449) mm
- Feed point height: 1.85 (0.073) mm, 1.65 (0.065) mm
- Mounting hole height: 10.90 (0.429) mm, 10.70 (0.421) mm
- Overall length: 24.30 (0.957) mm, 23.90 (0.941) mm
- Mounting hole length: 15.42 (0.609) mm, 15.22 (0.601) mm
- Mounting hole width: 0.368 (0.0145) mm, 0.342 (0.0135) mm
- Mounting hole depth: 4.72 (0.136) mm, 4.52 (0.178) mm



-
- Technical drawing of a shaft with the following dimensions and callouts:
- Top dimension: 27.40 (1.079)
 - Dimension below top: 23.90 (.941)
 - Callout (4) at the top left.
 - Shaft diameter: $\varnothing$ 60.00 (2.362) MIN.
 - Dimension below diameter: 30.40 (1.197) MAX.
 - Callout (4) at the bottom right.
 - Dimension below MAX: 26.40 (1.039)
 - Dimension at the bottom: 24.40 (.961)
 - Callout (3) at the bottom left.

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^{\circ}\text{C}$, $L = 1.3\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 30\text{A}$.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ④ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.
- ⑤ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ⑥ This is only applied to TO-220AB package.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR's Web site.

www.irf.com

Note: For the most current drawings please refer to the IR website at:
<http://www.irf.com/package/>