


IRAMS12UP60A

Internal Electrical Schematic – IRAMS12UP60A



Absolute Maximum Ratings (Continued)

Symbol	Parameter	Min	Max	Units	Conditions
I_{BDF}	Bootstrap Diode Peak Forward Current	---	1.0	A	$t_p=10ms$, $T_J=150^{\circ}C$, $T_C=100^{\circ}C$
$P_{BR\ Peak}$	Bootstrap Resistor Peak Power (Single Pulse)	---	15.0	W	$t_p=100\mu s$, $T_C=100^{\circ}C$ ESR series
$V_{S1,2,3}$	High side floating supply offset voltage	$V_{B1,2,3} - 20$	$V_{B1,2,3} + 0.3$	V	
$V_{B1,2,3}$	High side floating supply voltage	-0.3	600	V	
V_{CC}	Low Side and logic fixed supply voltage	-0.3	20	V	
V_{IN}	Input voltage LIN, HIN, T/Ittrip	-0.3	Lower of ($V_{SS}+15V$) or $V_{CC}+0.3V$	V	

Inverter Section Electrical Characteristics

V_{BIAS} (V_{CC} , $V_{BS1,2,3}$)=15V, $T_J=25^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$V_{(BR)CES}$	Collector-to-Emitter Breakdown Voltage	600	---	---	V	$V_{IN}=5V$, $I_C=250\mu A$
$\Delta V_{(BR)CES} / \Delta T$	Temperature Coeff. Of Breakdown Voltage	---	0.47	---	V/ $^{\circ}C$	$V_{IN}=5V$, $I_C=500\mu A$ ($25^{\circ}C - 150^{\circ}C$)
$V_{CE(ON)}$	Collector-to-Emitter Saturation Voltage	---	1.5	1.8	V	$I_C=6A$, $T_J=25^{\circ}C$
		---	1.7	---		$I_C=6A$, $T_J=150^{\circ}C$
I_{CES}	Zero Gate Voltage Collector Current	---	6	80	μA	$V_{IN}=5V$, $V^+=600V$
		---	30	---		$V_{IN}=5V$, $V^+=600V$, $T_J=150^{\circ}C$
V_{FM}	Diode Forward Voltage Drop	--	1.85	2.45	V	$I_F=6A$
		---	1.5	---		$I_F=6A$, $T_J=150^{\circ}C$
V_{BDFM}	Bootstrap Diode Forward Voltage Drop	---	---	1.25	V	$I_F=1A$
		---	---	1.10		$I_F=1A$, $T_J=125^{\circ}C$
R_{BR}	Bootstrap Resistor Value	---	2	---	Ω	$T_J=25^{\circ}C$
$\Delta R_{BR}/R_{BR}$	Bootstrap Resistor Tolerance	---	---	± 5	%	$T_J=25^{\circ}C$

IRAMS12UP60A

Inverter Section Switching Characteristics

$V_{BIAS} (V_{CC}, V_{BS1,2,3}) = 15V$, $T_J = 25^\circ C$, unless otherwise specified.

Symbol	Parameter	Min	Typ	Max	Units	Conditions
E_{ON}	Turn-On Switching Loss	---	270	400	μJ	$I_C = 6A$, $V^+ = 400V$ $V_{CC} = 15V$, $L = 1.2mH$ Energy losses include "tail" and diode reverse recovery
E_{OFF}	Turn-Off Switching Loss	---	55	85		
E_{TOT}	Total Switching Loss	---	325	485		
E_{REC}	Diode Reverse Recovery energy	---	10	20		
t_{RR}	Diode Reverse Recovery time	---	100	---	ns	See CT1
E_{ON}	Turn-on Switching Loss	---	390	---	μJ	$I_C = 6A$, $V^+ = 400V$ $V_{CC} = 15V$, $L = 1.2mH$, $T_J = 150^\circ C$ Energy losses include "tail" and diode reverse recovery
E_{OFF}	Turn-off Switching Loss	---	110	---		
E_{TOT}	Total Switching Loss	---	500	---		
E_{REC}	Diode Reverse Recovery energy	---	35	---		
t_{RR}	Diode Reverse Recovery time	---	140	---	ns	See CT1
Q_G	Turn-On IGBT Gate Charge	---	19	29	nC	$I_C = 8A$, $V^+ = 400V$, $V_{GE} = 15V$
RBSOA	Reverse Bias Safe Operating Area	FULL SQUARE				$T_J = 150^\circ C$, $I_C = 6A$, $V_P = 600V$ $V^+ = 450V$, $V_{CC} = +15V$ to $0V$ See CT3
SCSOA	Short Circuit Safe Operating Area	5	---	---	μs	$T_J = 25^\circ C$, $V^+ = 400V$, $V_{GE} = +15V$ to $0V$

Recommended Operating Conditions Driver Function

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. All voltages are absolute referenced to COM. The V_S offset is tested with all supplies biased at 15V differential (Note 3)

Symbol	Definition	Min	Typ	Max	Units
$V_{B1,2,3}$	High side floating supply voltage	$V_S + 12.5$	$V_S + 15$	$V_S + 17.5$	V
$V_{S1,2,3}$	High side floating supply offset voltage	Note 4	---	450	V
V_{CC}	Low side and logic fixed supply voltage	13.5	15	16.5	V
$V_{T/ITRIP}$	T/I_{TRIP} input voltage	V_{SS}	---	$V_{SS} + 5$	V
V_{IN}	Logic input voltage LIN, HIN	V_{SS}	---	$V_{SS} + 5$	V
HIN	High side PWM pulse width	1	---	---	μs
Deadtime	External dead time between HIN and LIN	1	---	---	μs

Note 3: For more details, see IR21365 data sheet

Note 4: Logic operational for V_S from COM-5V to COM+600V. Logic state held for V_S from COM-5V to COM- V_{BS} . (please refer to DT97-3 for more details)

Static Electrical Characteristics Driver Function

V_{BIAS} (V_{CC} , $V_{BS1,2,3}$)=15V, T_J =25°C, unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to COM and are applicable to all six channels. (Note 3)

Symbol	Definition	Min	Typ	Max	Units
$V_{IN,th+}$	Positive going input threshold for LIN, HIN	3.0	---	---	V
$V_{IN,th-}$	Negative going input threshold for LIN, HIN	---	---	0.8	V
V_{CCUV+}, V_{BSUV+}	V_{CC}/V_{BS} supply undervoltage, Positive going threshold	10.6	11.1	11.6	V
V_{CCUV-}, V_{BSUV-}	V_{CC}/V_{BS} supply undervoltage, Negative going threshold	10.4	10.9	11.4	V
V_{CCUVH}, V_{BSUVH}	V_{CC} and V_{BS} supply undervoltage lock-out hysteresis	---	0.2	---	V
I_{QBS}	Quiescent V_{BS} supply current	---	---	120	μA
I_{QCC}	Quiescent V_{CC} supply current	---	---	2.3	mA
I_{LK}	Offset Supply Leakage Current	---	---	50	μA
I_{IN+}	Input bias current (OUT=LO)	---	100	220	μA
I_{IN-}	Input bias current (OUT=HI)	-1	200	300	μA
$V(T/I_{TRIP})$	I_{TRIP} threshold Voltage	3.85	4.3	4.75	V
$V(T/I_{TRIP}, HYS)$	I_{TRIP} Input Hysteresis	---	0.15	---	V

Dynamic Electrical Characteristics

V_{BIAS} (V_{CC} , $V_{BS1,2,3}$)=15V, T_J =25°C, unless otherwise specified. Driver only timing unless otherwise specified.

Symbol	Parameter	Min	Typ	Max	Units	Conditions
T_{ON}	Input to Output propagation turn-on delay time (see fig.11)	---	600	---	ns	$I_C=6A$, $V^+=300V$
T_{OFF}	Input to Output propagation turn-off delay time (see fig. 11)	---	600	---	ns	
T_{FILIN}	Input filter time (HIN,LIN)	---	200	---	μs	$V_{IN}=0$ or $V_{IN}=5V$
$T_{BLT-ITRIP}$	I_{TRIP} Blanking Time	---	150	---	ns	$V_{IN}=0$ or $V_{IN}=5V$, $V_{ITRIP}=5V$
T_{ITRIP}	I_{TRIP} to six switch turn-off propagation delay (see fig. 2)	---	---	1.75	μs	$I_C=6A$, $V^+=300V$
D_T	Internal Dead Time injected by driver	220	290	360	ns	$V_{IN}=0$ or $V_{IN}=5V$
M_T	Matching Propagation Delay Time (On & Off) all channels	---	40	75	ns	External dead time> 400ns
$T_{FLT-CLR}$	Post I_{TRIP} to six switch turn-off clear time (see fig. 2)	---	7.7	---	ms	$T_C = 25^\circ C$
		---	6.7	---		$T_C = 100^\circ C$


Thermal and Mechanical Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$R_{th(J-C)}$	Thermal resistance, per IGBT	---	4.7	5.2	°C/W	Inverter Operating Condition Flat, greased surface. Heatsink compound thermal conductivity 1W/mK
$R_{th(J-C)}$	Thermal resistance, per Diode	---	5.8	6.9		
$R_{th(C-S)}$	Thermal resistance, C-S	---	0.1	---		
CTI	Comparative Tracking Index	600	---	---	V	
BKCurve	Curvature of module backside	0	---	---	μm	Convex only

Internal NTC - Thermistor Characteristics

Parameter	Definition	Min	Typ	Max	Units	Conditions
R_{25}	Resistance	97	100	103	kΩ	$T_C = 25^\circ\text{C}$
R_{125}	Resistance	2.25	2.52	2.80	kΩ	$T_C = 125^\circ\text{C}$
B	B-constant (25-50°C)	4165	4250	4335	k	$R_2 = R_1 e^{[B(1/T_2 - 1/T_1)]}$
Temperature Range		-40	---	125	°C	
Typ. Dissipation constant		---	1	---	mW/°C	$T_C = 25^\circ\text{C}$
R_T	Resistance	---	12	---	kΩ	$T_C = 25^\circ\text{C}$
$\Delta R_T / R_T$	Resistor Tolerance	---	---	±1	%	$T_C = 25^\circ\text{C}$

Input-Output Logic Level Table



I_{TRIP}	$\overline{HIN1,2,3}$	$\overline{LIN1,2,3}$	U,V,W
0	0	1	V+
0	1	0	0
0	1	1	Off
0	0	0	Off
1	X	X	Off




Figure1. Input/Output Timing Diagram





Figure 2. T/I_{TRIP} Timing Waveform

Note 5: The shaded area indicates that both high-side and low-side switches are off and therefore the half-bridge output voltage would be determined by the direction of current flow in the load.


IRAMS12UP60A

Module Pin-Out Description

Pin	Name	Description
1	V_{B3}	High Side Floating Supply Voltage 3
2	U, V_{S3}	Output 3 - High Side Floating Supply Offset Voltage
3	NA	none
4	V_{B2}	High Side Floating Supply voltage 2
5	V, V_{S2}	Output 2 - High Side Floating Supply Offset Voltage
6	NA	none
7	V_{B1}	High Side Floating Supply voltage 1
8	W, V_{S1}	Output 1 - High Side Floating Supply Offset Voltage
9	NA	none
10	V^+	Positive Bus Input Voltage
11	NA	none
12	L_{E1}	Low Side Emitter Connection - Phase 1
13	L_{E2}	Low Side Emitter Connection - Phase 2
14	L_{E3}	Low Side Emitter Connection - Phase 3
15	H_{IN1}	Logic Input High Side Gate Driver - Phase 1
16	H_{IN2}	Logic Input High Side Gate Driver - Phase 2
17	H_{IN3}	Logic Input High Side Gate Driver - Phase 3
18	L_{IN1}	Logic Input Low Side Gate Driver - Phase 1
19	L_{IN2}	Logic Input Low Side Gate Driver - Phase 2
20	L_{IN3}	Logic Input Low Side Gate Driver - Phase 3
21	T/I_{TRIP}	Temperature Monitor and Shut-down Pin
22	V_{CC}	+15V Main Supply
23	V_{SS}	Negative Main Supply



Typical Application Connection IRAMS12UP60A



1. Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible to reduce ringing and EMI problems. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
2. In order to provide good decoupling between VCC-VSS and VB1,2,3-VS1,2,3 terminals, the capacitors shown connected between these terminals should be located very close to the module pins. Additional high frequency capacitors, typically 0.1μF, are strongly recommended.
3. Value of the boot-strap capacitors depends upon the switching frequency. Their selection should be made based on IR design tip DT04-4, application note AN-1044 or Figure 10. Bootstrap capacitor value must be selected to limit the power dissipation of the internal resistor in series with the VCC. (see maximum ratings Table on page 3).
4. After approx. 8ms the FAULT is reset. (see Dynamic Characteristics Table on page 5).
5. PWM generator must be disabled within Fault duration to guarantee shutdown of the system, overcurrent condition must be cleared before resuming operation.




Figure 3. Maximum Sinusoidal Phase Current vs. PWM Switching Frequency
Sinusoidal Modulation, $V^+ = 400\text{V}$, $T_J = 150^\circ\text{C}$, $MI = 0.8$, $PF = 0.6$, $f_{\text{mod}} = 50\text{Hz}$




Figure 4. Maximum Sinusoidal Phase Current vs. Modulation Frequency
Sinusoidal Modulation, $V^+ = 400\text{V}$, $T_J = 150^\circ\text{C}$, $T_C = 100^\circ\text{C}$, $MI = 0.8$, $PF = 0.6$




Figure 5. Total Power Losses vs. PWM Switching Frequency
Sinusoidal Modulation, $V^+ = 400V$, $T_J = 150^\circ C$, $MI = 0.8$, $PF = 0.6$, $f_{mod} = 50Hz$




Figure 6. Total Power Losses vs. Output Phase Current
Sinusoidal Modulation, $V^+ = 400V$, $T_J = 150^\circ C$, $MI = 0.8$, $PF = 0.6$, $f_{mod} = 50Hz$




Figure 7. Maximum Allowable Case Temperature vs. Output RMS Current per Phase
Sinusoidal Modulation, $V^+ = 400\text{V}$, $T_J = 150^\circ\text{C}$, $MI = 0.8$, $PF = 0.6$, $f_{mod} = 50\text{Hz}$




Figure 8. Estimated Maximum IGBT Junction Temperature vs. Thermistor Temperature
Sinusoidal Modulation, $V^+ = 400\text{V}$, $I_{phase} = 6\text{Arms}$, $f_{sw} = 16\text{kHz}$, $f_{mod} = 50\text{Hz}$, $MI = 0.8$, $PF = 0.6$




Figure 9. Thermistor Readout vs. Temperature (7.5kohm R_{EXT} pull-down resistor) and Normal Thermistor Resistance values vs. Temperature Table.




Figure 10. Recommended Bootstrap Capacitor Value vs. Switching Frequency

Figure 11. Switching Parameter Definitions




Figure 11a. Input to Output propagation turn-on delay time.




Figure 11b. Input to Output propagation turn-off delay time.




Figure 11c. Diode Reverse Recovery.




Figure CT1. Switching Loss Circuit





Figure CT2. S.C.SOA Circuit








Figure CT3. R.B.SOA Circuit



IRAMS12UP60A

Package Outline IRAMS12UP60A


missing pin : 3,6,9,11





- note1: Unit Tolerance is +0.5mm,
Unless Otherwise Specified.
- note2: Mirror Surface Mark indicates Pin1 Identification.
- note3: Part Number Marking.
Characters Font in this drawing differs from
Font shown on Module.
- note4: Lot Code Marking.
Characters Font in this drawing differs from
Font shown on Module.
- note5: "P" Character denotes Lead Free.
Characters Font in this drawing differs from
Font shown on Module.

Dimensions in mm
For mounting instruction see AN-1049

Package Outline IRAMS12UP60A-2



missing pin : 3,6,9,11



note1: Unit Tolerance is ± 0.5 mm,
Unless Otherwise Specified.

note2: Mirror Surface Mark indicates Pin1 Identification.

note3: Part Number Marking.
Characters Font in this drawing differs from
Font shown on Module.

note4: Lot Code Marking.
Characters Font in this drawing differs from
Font shown on Module.

note5: "P" Character denotes Lead Free.
Characters Font in this drawing differs from
Font shown on Module.

Dimensions in mm

For mounting instruction see AN-1049