

Maximum Ratings – Q1 (@TA = +25°C unless otherwise specified.)

Characterist	Symbol	Value	Unit		
Drain-Source Voltage	V_{DSS}	30	V		
Gate-Source Voltage	V _{GSS}	±20	V		
Continuous Drain Current (Note 6) V _{GS} = 10V	Steady State	$T_A = +25^{\circ}C$ $T_A = +70^{\circ}C$	I _D	3.4 2.7	Α
Continuous Drain Current (Note 6) $V_{GS} = 4.5V$ Steady State $T_A = +25^{\circ}C$ $T_A = +70^{\circ}C$			I _D	2.7 2.2	Α
Maximum Continuous Body Diode Forward Current	Is	1.5	Α		
Pulsed Drain Current (Note 6)			I _{DM}	25	Α

Maximum Ratings – Q2 (@TA = +25°C unless otherwise specified.)

Characteristi	ic		Symbol	Value	Unit
Drain-Source Voltage			V_{DSS}	-30	V
Gate-Source Voltage			V _{GSS}	±20	V
Continuous Drain Current (Note 6) V _{GS} = -10V	Steady State	$T_A = +25^{\circ}C$ $T_A = +70^{\circ}C$	Ι _D	-2.8 -2.4	А
Continuous Drain Current (Note 6) V _{GS} = -4.5V	Steady State	$T_A = +25^{\circ}C$ $T_A = +70^{\circ}C$	lp	-2.3 -2.1	А
Maximum Continuous Body Diode Forward Current	(Note 6)		Is	-1.5	Α
Pulsed Drain Current (Note 6)			I _D	-20	Α

Thermal Characteristics

Characteristic		Symbol	Value	Units
Total Power Dissipation (Note 5)	$T_A = +25^{\circ}C$	Pn	0.84	W
Total Fower Dissipation (Note 5)	$T_A = +70^{\circ}C$	PD	0.52	
Thermal Resistance, Junction to Ambient (Note 5)	Steady State	D	155	°C/W
Thermal Nesistance, sunction to Ambient (Note 3)	t < 10s	R _{ÐJA}	109	
Total Power Dissipation (Note 6)	$T_A = +25^{\circ}C$	Pn	1.27	
Total Fower Dissipation (Note 6)	$T_A = +70^{\circ}C$	PD	0.8	
Thermal Resistance, Junction to Ambient (Note 6) Steady t <		D	102	°C/W
		R _{ÐJA}	71	
Thermal Resistance, Junction to Case (Note 6)	$R_{\Theta JC}$	34		
Operating and Storage Temperature Range	$T_{J_i} T_{STG}$	-55 to +150	°C	

5. Device mounted on FR-4 substrate PCB, 2oz copper, with minimum recommended pad layout. 6. Device mounted on FR-4 substrate PCB, 2oz copper, with 1inch square copper plate.





Electrical Characteristics - Q1 NMOS (@TA = +25°C unless otherwise specified.)

Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition		
OFF CHARACTERISTICS (Note 7)								
Drain-Source Breakdown Voltage	BV _{DSS}	30	_	_	V	$V_{GS} = 0V, I_D = 250\mu A$		
Zero Gate Voltage Drain Current	I _{DSS}		_	1.0	μΑ	$V_{DS} = 24V, V_{GS} = 0V$		
Gate-Source Leakage	I _{GSS}	_	_	±100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$		
ON CHARACTERISTICS (Note 7)	*							
Gate Threshold Voltage	$V_{GS(th)}$	1.0	_	2.3	٧	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		
Static Drain-Source On-Resistance	R _{DS} (ON)		38	60	mΩ	$V_{GS} = 10V, I_D = 3.1A$		
	` '		55	100		$V_{GS} = 4.5V, I_D = 2A$		
Forward Transfer Admittance	Y _{fs}		4	_	S	$V_{DS} = 5V, I_{D} = 3.1A$		
Diode Forward Voltage	V_{SD}	_	0.8	1	V	$V_{GS} = 0V$, $I_{S} = 1A$		
DYNAMIC CHARACTERISTICS (Note 8)	DYNAMIC CHARACTERISTICS (Note 8)							
Input Capacitance	C _{iss}		290	400		45)/ // 2)/		
Output Capacitance	Coss		40	80	pF	$V_{DS} = 15V, V_{GS} = 0V,$ f = 1.2MHz		
Reverse Transfer Capacitance	C _{rss}	_	40	80		1 = 1.2IVII IZ		
Gate Resistance	Rg		1.4		Ω	$V_{DS} = 0V$, $V_{GS} = 0V$, $f = 1MHz$		
Total Gate Charge (V _{GS} = 4.5V)	Qg		4	6		$V_{DS} = 15V$, $V_{GS} = 4.5V$, $I_{D} = 3.1A$		
Total Gate Charge (V _{GS} = 10V)	Q_{g}		9	13	nC			
Gate-Source Charge	Qgs	_	1.2		IIC	$V_{DS} = 15V$, $V_{GS} = 10V$, $I_{D} = 3A$		
Gate-Drain Charge	Q_{gd}	1	1.5	<i></i>		·		
Turn-On Delay Time	t _{D(on)}		3	_				
Turn-On Rise Time	t _r	1	5	_		$V_{GS} = 10V, V_{DS} = 15V,$		
Turn-Off Delay Time	t _{D(off)}	1	13	_	ns	$R_G = 3\Omega$, $R_L = 4.7\Omega$		
Turn-Off Fall Time	t _f		3	7				


7. Short duration pulse test used to minimize self-heating effect. Notes:

8. Guaranteed by design. Not subject to product testing.
























Electrical Characteristics - Q2 PMOS (@TA = +25°C unless otherwise specified.)

Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition		
OFF CHARACTERISTICS (Note 7)								
Drain-Source Breakdown Voltage	BV _{DSS}	-30			V	$V_{GS} = 0V, I_D = -250\mu A$		
Zero Gate Voltage Drain Current	I _{DSS}	_		-1.0	μΑ	$V_{DS} = -24V$, $V_{GS} = 0V$		
Gate-Source Leakage	I _{GSS}	_	_	±100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$		
ON CHARACTERISTICS (Note 7)								
Gate Threshold Voltage	V _{GS(th)}	-1.0		-2.3	V	$V_{DS} = V_{GS}$, $I_D = -250\mu A$		
Static Drain-Source On-Resistance	D-0 (01)		73	95	mΩ	$V_{GS} = -10V$, $I_D = -2.7A$		
Static Dialii-Source Off-Resistance	R _{DS} (ON)	_	99	140	11122	$V_{GS} = -4.5V$, $I_{D} = -2A$		
Forward Transfer Admittance	Y _{fs}	_	6		S	$V_{DS} = -5V, I_{D} = -2.7A$		
Diode Forward Voltage	V_{SD}	_	-0.8	-1.0	V	$V_{GS} = 0V, I_{S} = -1A$		
DYNAMIC CHARACTERISTICS (Note 8)								
Input Capacitance	C_{iss}	_	350	420		45)/ // 0)/		
Output Capacitance	Coss	_	50	100	pF	$V_{DS} = -15V, V_{GS} = 0V,$ f = 1.2MHz		
Reverse Transfer Capacitance	C _{rss}	_	45	80		1 = 1.2IVII IZ		
Gate Resistance	Rg	_	17.1	1	Ω	$V_{DS} = 0V$, $V_{GS} = 0V$, $f = 1MHz$		
Total Gate Charge (V _{GS} = -4.5V)	Qg	_	4	6		$V_{DS} = -15V$, $V_{GS} = -4.5V$, $I_{D} = -3A$		
Total Gate Charge (V _{GS} = -10V)	Q_{g}	_	7	9	nC			
Gate-Source Charge	Qgs	- (0.9		IIC	$V_{DS} = -15V$, $V_{GS} = -10V$, $I_{D} = -3A$		
Gate-Drain Charge	Q_{gd}	-	1.2	/		,		
Turn-On Delay Time	t _{D(on)}	-//	4.8	_				
Turn-On Rise Time	t _r	N-1	7.3		200	$V_{GS} = -10V, V_{DS} = -15V,$		
Turn-Off Delay Time	t _{D(off)}		20		ns	$R_G = 6\Omega$, $R_L = 15\Omega$		
Turn-Off Fall Time	t _f		13	— .				

Notes:


Guaranteed by design. Not subject to production testing.






^{7.} Short duration pulse test used to minimize self-heating effect.












Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.




TSOT26						
Dim	Min	Max	Тур			
Α		1.00	-			
A 1	0.010	0.100	1			
A2	0.840	0.900	1			
D	2.800	3.000	2.900			
Е	2.800 BSC					
E1	1.500	1.700	1.600			
b	0.300	0.450	-			
С	0.120	0.200	1			
e 0.950 BSC						
e1	1.900 BSC					
L	0.30	0.50	_			
L2	0.250 BSC					
θ	0°	⁸ °	4°			
θ1	4°	12°	-			
All Dimensions in mm						

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.





Dimensions	Value (in mm)
С	0.950
Х	0.700
Y	1.000
Y1	3 199



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2018, Diodes Incorporated

www.diodes.com