



Contents

Selection Guide	3
Pin Configuration	3
Pin Definitions	4
Architecture	4
Functional Overview	5
Write Operation	
Read Operation	
Interrupts	5
Busy	5
Master/Slave	
Semaphore Operation	6
Maximum Ratings	7
Operating Range	7
Electrical Characteristics	7
Capacitance	
AC Tost Loads and Waveforms	

Switching Characteristics	9
Switching Waveforms	11
Typical DC and AC Characteristics	
Ordering Information	18
Ordering Code Definitions	18
Package Diagrams	19
Acronyms	
Document Conventions	21
Units of Measure	21
Document History Page	22
Sales, Solutions, and Legal Information	23
Worldwide Sales and Design Support	23
Products	23
PSoC® Solutions	23
Cypress Developer Community	23
Technical Support	23



Selection Guide

Description	7C144E-15	7C144E-25	7C144E-55	Unit
Maximum access time	15	25	55	ns
Typical operating current	190	180	180	mA
Typical Standby Current for ISB1 (both ports TTL level)	50	45	45	mA
Typical Standby Current for ISB3 (both ports CMOS level)	0.05	0.05	0.05	mA

Pin Configuration

Figure 1. 68-pin PLCC pinout (Top View)





Figure 2. 64-pin TQFP pinout (Top View)



Note

Document Number: 001-63982 Rev. *D

^{3.} This pin is NC.



Pin Definitions

Left Port	Right Port	Description
I/O _{0L-7L}	I/O _{0R-7R}	Data bus I/O
A _{0L-12L}	A _{0R-12R}	Address lines
CEL	CER	Chip enable
OEL	OE _R	Output enable
R/\overline{W}_L	R/W _R	Read / write enable
SEM _L	SEM _R	Semaphore enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The I/O_0 pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location.
INT _L	INT _R	Interrupt Flag. $\overline{\text{INT}}_{\text{L}}$ is set when right port writes location 1FFE and is cleared when left port reads location 1FFE. $\overline{\text{INT}}_{\text{R}}$ is set when left port writes location 1FFF ^[4] and is cleared when right port reads location 1FFF ^[4] .
BUSYL	BUSYR	Busy flag
M/S		Master or slave select
V _{CC}		Power
GND		Ground

Architecture

The CY7C144E consists of a an array of 8K words of 8 bits each of dual-port RAM cells, I/O, address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads/writes to any location in memory. To handle simultaneous writes or reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be used

for port-to-port communication. Two semaphore (\overline{SEM}) control pins are used for allocating shared resources. With the M/S pin, the CY7C144E can function as a Master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The CY7C144E has an automatic power-down feature controlled by \overline{CE} . Each port is provided with its own output enable control (\overline{OE}) , which allows data to be read from the device.

Note

4. 8K x 8 (CY7C144E): 1FFE(left port) and 1FFF(right port).

Document Number: 001-63982 Rev. *D Page 4 of 23



Functional Overview

Write Operation

Data <u>must</u> be set up for a duration of t_{SD} before the rising edge of R / W to gu<u>arantee</u> a valid write. A write operation is cont<u>rol</u>led by either the \overline{OE} pin (see Figure 7 on page 12) or the R/W pin (see Figure 8 on page 12). Data can be written to the device t_{HZOE} after the \overline{OE} is deasserted or t_{HZWE} after the falling edge of R/W. Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must be met before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port t_{DDD} after the data is presented on the other port.

Read Operation

<u>When</u> reading the device, the user must <u>assert</u> both the $\overline{\text{OE}}$ and $\overline{\text{CE}}$ pins. Data will be available t_{ACE} after $\overline{\text{CE}}$ or t_{DOE} after $\overline{\text{OE}}$ are asserted. If the user of <u>the CY7C144E</u> wishes to access a semaphore flag, then the <u>SEM</u> pin must be asserted instead of the $\overline{\text{CE}}$ pin.

Table 1. Non-Contending Read/Write

	Inp	uts		Outputs	Operation
CE	R/W	OE	SEM	I/O ₀₋₇	— Operation
Н	Х	Х	Н	High Z	Power-down
Н	Н	L	L	Data out	Read data in semaphore
Х	Х	Н	Х	High Z	I/O lines disabled
Н		Х	L	Data in	Write to semaphore
L	Н	L	Н	Data out	Read
L	L	Х	Н	Data in	Write
L	Х	Х	L		Illegal condition

Interrupts

The interrupt flag (INT) permits communications between ports. When the left port writes to location 1FFF, the right port's interrupt flag (INT $_{\rm R}$) is set. This flag is cleared when the right port reads that same location. Setting the left port's interrupt flag

(INT_L) is accomplished when the right port writes to location 1FFE. This flag is cleared when the left port reads the specified location 1FFE. The message at 1FFF or 1FFE is user-defined. See Table 2 for input requirements for INT. INT_R and INT_L are push-pull outputs and do not require pull-up resistors to operate.

Table 2. Interrupt Operation Example (assumes BUSY_L = BUSY_R = HIGH)

Function	Left Port				Right Port						
Function	R/W	CE	OE	A ₀₋₁₂ (CY7C144E)	INT	R/W	CE	OE	A ₀₋₁₂ (CY7C144E)	INT	
Set left INT	Х	X	Х	Х	L	L	L	Х	1FFE	Х	
Reset left INT	Х	L	L	1FFE	Н	Х	L	L	Х	Х	
Set right INT	L	L	Х	1FFF	Х	Х	X	Х	Х	L	
Reset right INT	Χ	X	Х	X	Χ	Х	L	L	1FFF	Н	

Busy

The CY7C144E provides on-chip arbitration to alleviate $\underline{\text{sim}}$ ultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within t_{PS} of each other the Busy logic determines which port has access. If

 t_{PS} is violated, one port will definitely gain per<u>mission</u> to the location, but it is not guaranteed which one. BUSY will be assert<u>ed t_{BLA} after an address match or t_{BLC} after CE is taken LOW. BUSY_L and BUSY_R in master mode are push-pull outputs and do not require pull-up resistors to operate.</u>

Document Number: 001-63982 Rev. *D Page 5 of 23



Master/Slave

An M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This enables the device to interface to a master device with no external components. Writing of slave devices must be delayed until after the BUSY input has settled. Otherwise, the slave chip may begin a write cycle during a contention situation. When presented a HIGH input, the M/S pin allows the device to be used as a master and therefore the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

Semaphore Operation

The CY7C144E provides eight semaphore latches which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a 0 to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t_{SOP} before attempting to read the semaphore. The semaphore value is available t_{SWRD} + t_{DOE} after the rising edge of the semaphore write. If the left port was successful (reads a 0), it assumes control over the shared resource, otherwise (reads a 1) it assumes the right port has control and continues to poll the semaphore. When the right side has relinguished control of the semaphore (by writing a 1), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a 1 is written to cancel its request.

Semaphores are accessed by asserting $\overline{\text{SEM}}$ LOW. The $\overline{\text{SEM}}$ pin functions as a chip enable for the semaphore latches (CE must remain HIGH during $\overline{\text{SEM}}$ LOW). A₀₋₂ represents the semaphore address. $\overline{\text{OE}}$ and R/W are used in the same manner as a normal memory access.When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O_0 is used. If a 0 is written to the left port of an unused semaphore, a 1 appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing 0 (the left port in this case). If the left port now relinquishes control by writing a 1 to the semaphore, the semaphore will be set to 1 for both sides. However, if the right port had requested the semaphore (written a 0) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.

When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $t_{\rm SPS}$ of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore. Initialization of the semaphore is not automatic and must be reset during initialization program at power-up. All Semaphores on both sides should have a one written into them at initialization from both sides to assure that they are free when needed.

Table 3. Semaphore Operation Example

Function	I/O ₀₋₇ Left	I/O ₀₋₇ Right	Status
No action	1	1	Semaphore free
Left port writes semaphore	0	1	Left port obtains semaphore
Right port writes 0 to semaphore	0	1	Right side is denied access
Left port writes 1 to semaphore	1	0	Right port is granted access to semaphore
Left port writes 0 to semaphore	1	0	No change. Left port is denied access
Right port writes 1 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore address
Right port writes 0 to semaphore	1	0	Right port obtains semaphore
Right port writes 1 to semaphore	1	1	No port accessing semaphore
Left port writes 0 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore



Maximum Ratings

Exceeding maximum ratings [5] may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to +150 °C Ambient temperature Supply voltage to ground potential-0.3 V to +7.0 V DC voltage applied to outputs in High Z state–0.5 V to +7.0 V DC input voltage [6]-0.5 V to +7.0 V

Output current into outputs (LOW)20 mA
Static discharge voltage (per MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>200 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0 °C to +70 °C	5 V ± 10%
Industrial	–40 °C to +85 °C	5 V ± 10%

Electrical Characteristics

Over the operating range

Parameter	Description	Test Conditions			7C144E-15			144E	-25	7C	Unit		
Parameter	Description				Тур	Max	Min	Тур	Max	Min	Тур	Max	Oill
V _{OH}	Output HIGH voltage	V_{CC} = Min, I_{OH} = -4.0 mA		2.4	_	_	2.4	_	-	2.4	-		V
V _{OL}	Output LOW voltage	V _{CC} = Min, I _{OL} = 4.0 mA		_	_	0.4	_	_	0.4	-	_	0.4	V
V _{IH}	Input HIGH voltage			2.2	-	-	2.2	_	-	2.2	-		٧
V _{IL}	Input LOW voltage			_	_	8.0	-	_	0.8	-	_	8.0	V
I _{IX}	Input leakage current	$GND \le V_I \le V_{CC}$		-10	_	+10	-10	_	+10	-10	-	+10	μА
I _{OZ}	Output leakage current	Outputs disabled, GND \leq V _O \leq V _{CC}		-10	_	+10	-10	_	+10	-10	-	+10	μА
I _{CC}	Operating current	V _{CC} = Max,	Commercial	_	190	280	_	180	275	_	180	275	mA
		I _{OUT} = 0 mA, Outputs disabled	Industrial	-	215	305	_	215	305	_	215	305	
I _{SB1}	Standby current	\overline{CE}_{L} and $\overline{CE}_{R} \ge V_{IH}$,	Commercial	_	50	70	_	45	65	_	45	65	mA
	(Both ports TTL levels)	$f = f_{MAX}^{[7]}$	Industrial	-	65	95	-	65	95	-	65	95	
I _{SB2}	Standby current	$\overline{CE_L}$ or $\overline{CE_R} \ge V_{IH}$, $f = f_{MAX}^{[7]}$	Commercial	_	120	180	_	110	160	_	110	160	mA
	(One port TTL level)	$I = I_{MAX_{1,1}}$	Industrial	_	135	205	-	135	205	_	135	205	
I _{SB3}	Standby current	Both ports.	Commercial	_	0.05	0.5	_	0.05	0.5	_	0.05	0.5	mA
	(Both ports CMOS levels)	CE and $CE_R \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V},$ $f = 0^{17}$	Industrial	_	0.05	0.5	-	0.05	0.5	-	0.05	0.5	
I _{SB4}	Standby current One port.	One port.	Commercial	-	110	160	_	100	140	_	100	140	mA
	(One port CMOS level)	$ \begin{array}{l} \underline{\text{OHe point.}} \\ \underline{\text{CE}_{L}} \text{ or } \underline{\text{CE}_{R}} \geq V_{CC} - 0.2 \text{ V,} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V or} \\ V_{IN} \leq 0.2 \text{ V,} \\ \text{Active Port outputs,} \\ f = f_{MAX}^{[7]} \\ \end{array} $	Industrial	_	125	175	_	125	175	_	125	175	

- 5. The voltage on any input or I/O pin cannot exceed the power pin during power-up.
 6. Pulse width < 20 ns.
 7. f_{MAX} = 1/t_{RC} = All inputs cycling at f = 1/t_L / (average). . Since Thomas 20 lis. $f_{MAX} = 1/t_{RC}$ = All inputs cycling at f = $1/t_{RC}$ (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3} .

Document Number: 001-63982 Rev. *D Page 7 of 23




Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	10	pF
C _{OUT}	Output capacitance	V _{CC} = 5.0 V	10	pF

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms





Switching Characteristics

Over the operating range

Parameter [8]	Description	7C14	4E-15	7C14	I4E-25	7C14	I I mit	
Parameter [9]	Description	Min	Max	Min	Max	Min	Max	Unit
Read Cycle			•		<u>'</u>		1	-
t _{RC}	Read cycle time	15	_	25	_	55	_	ns
t _{AA}	Address to data valid	_	15	_	25	_	55	ns
t _{OHA}	Output hold from address change	3	_	3	_	3	_	ns
t _{ACE}	CE LOW to data valid	_	15	_	25	-	55	ns
t _{DOE}	OE LOW to data valid	_	10	_	15	-	25	ns
t _{LZOE} [9, 10]	OE Low to Low Z	3	_	3	_	3	-	ns
t _{HZOE} [9, 10]	OE HIGH to High Z	_	10	_	15	_	25	ns
t _{LZCE} ^[9, 10]	CE LOW to Low Z	3	_	3	_	3	_	ns
t _{HZCE} ^[9, 10]	CE HIGH to High Z	_	10	_	15	_	25	ns
t _{PU} ^[10]	CE LOW to power-up	0	_	0	_	0	_	ns
t _{PD} ^[10]	CE HIGH to power-down	_	15	_	25	_	55	ns
Write Cycle								
t _{WC}	Write cycle time	15	_	25	_	55	-	ns
t _{SCE}	CE LOW to write end	12	_	20	_	45	-	ns
t _{AW}	Address setup to write end	12	_	20	_	45	-	ns
t _{HA}	Address hold from write end	0	_	2	_	2	-	ns
t _{SA}	Address setup to write start	0	_	0	_	0	-	ns
t _{PWE}	Write pulse width	12	_	20	_	40	-	ns
t _{SD}	Data setup to write end	10	_	15	_	25	-	ns
t _{HD}	Data hold from write end	0	_	0	_	0	_	ns
t _{HZWE} ^[10]	R/W LOW to High Z	_	10	_	15	_	25	ns
t _{LZWE} ^[10]	R/W HIGH to Low Z	3	-	3	-	3	-	ns
t _{WDD} ^[11]	Write pulse to data delay	_	30	_	50	_	70	ns
t _{DDD} ^[11]	Write data valid to read data valid	_	25	_	30	_	40	ns

Notes

^{8.} Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{OI}/I_{OH} and 30-pF load capacitance.

9. At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE}.

10. Test conditions used are Load 3. This parameter is guaranteed but not tested.

11. For information on part-to-part delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.



Switching Characteristics (continued)

Over the operating range

. [8]	5	7C144E-15		7C144E-25		7C144E-55		11.24
Parameter [8]	Description -	Min	Max	Min	Max	Min	Max	Unit
Busy Timing [1	[2]		•	•	•	•	•	•
t _{BLA}	BUSY LOW from address match	_	15	_	20	-	30	ns
t _{BHA}	BUSY HIGH from address mismatch	-	15	-	20	-	30	ns
t _{BLC}	BUSY LOW from CE LOW	_	15	_	20	_	30	ns
t _{BHC}	BUSY HIGH from CE HIGH	_	15	_	20	-	30	ns
t _{PS}	Port setup for priority	5	_	5	-	5	-	ns
t _{WB}	R/W LOW after BUSY LOW	0	_	0	-	0	-	ns
t _{WH}	R/W HIGH after BUSY HIGH	13	_	20	-	30	-	ns
t _{BDD}	BUSY HIGH to data valid ^[13]	_	15	_	25	_	55	ns
Interrupt Timir	ng ^[12]							
t _{INS}	INT Set time	_	15	_	25	_	35	ns
t _{INR}	INT Reset time	_	15	_	25	_	35	ns
Semaphore Ti	ming		1	•	•	•	•	
t _{SOP}	SEm flag update pulse (OE or SEM)	10	_	10	-	20	_	ns
t _{SWRD}	SEm flag write to read time	5	_	5	_	5	_	ns
t _{SPS}	SEm flag contention window	5	_	5	-	5	_	ns
t _{SAA}	SEM Address Access Time		15	_	20	_	20	ns

Note 12. Test conditions used are Load 2. 13. t_{BDD} is a calculated parameter and is the greater of $t_{WDD} - t_{PWE}$ (actual) or $t_{DDD} - t_{SD}$ (actual).



Switching Waveforms

Figure 4. Read Cycle No. 1 (Either Port Address Access) [14, 15]




Figure 5. Read Cycle No. 2 (Either Port CE/OE Access) [14, 16, 17]





Figure 6. Read Timing with Port-to-port Delay $(M/\overline{S} = L)$ [18, 19]



- Notes

 14. R/W is HIGH for read cycle.

 15. Device is continuously selected $\overline{CE} = LOW$ and $\overline{OE} = LOW$. This waveform cannot be used for semaphore reads.

 16. Address valid prior to or coincident with \overline{CE} transition LOW.

 17. $\overline{CE}_L = L$, $\overline{SEM} = H$ when accessing RAM. $\overline{CE} = H$, $\overline{SEM} = L$ when accessing semaphores.

 18. $\overline{BUSY} = HIGH$ for the writing port.

 19. $\overline{CE}_L = \overline{CE}_R = LOW$.



Figure 7. Write Cycle No. 1 (OE Three-state Data I/Os (Either Port)) [20, 21, 22]





Figure 8. Write Cycle No. 2 (R/ \overline{W} Three-state Data I/Os (Either Port)) [20, 22, 23]



Notes

- Notes
 20. The internal write time of the memory is defined by the overlap of SEM LOW and RW LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
 21. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t_{PWE} or (t_{HZWE} + t_{SD}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD}. If OE is HIGH during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified t_{PWE}.
 22. R/W must be HIGH during all address transitions.
 23. Data I/O pins enter high impedance when OE is held LOW during write.



Figure 9. Semaphore Read After Write Timing, Either Side $^{\left[24\right]}$





Figure 10. Semaphore Contention [25, 26, 27]



- Notes

 24. \overline{CE} = HIGH for the duration of the above timing (both write and read cycle).

 25. I/O_{0R} = I/O_{0L} = LOW (request semaphore); \overline{CE}_R = \overline{CE}_L = HIGH

 26. Semaphores are reset (available to both ports) at cycle start.

 27. If t_{SPS} is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Document Number: 001-63982 Rev. *D



Figure 11. Read with $\overline{\rm BUSY}$ (M/S = HIGH) [28]





Figure 12. Write Timing with Busy Input ($M/\overline{S} = LOW$)



Note 28. $\overline{CE}_L = \overline{CE}_R = LOW$.



Figure 13. Busy Timing Diagram No. 1 (CE Arbitration) [29]





Figure 14. Busy Timing Diagram No. 2 (Address Arbitration) [29]

Left Address Valid First:




Note

29. If t_{PS} is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side $\overline{\text{BUSY}}$ will be asserted.



Figure 15. Interrupt Timing Diagrams




- Notes 30.8K × 8 (CY7C144E): 1FFE(left port) and 1FFE(right port). 31. t_{HA} depends on which enable pin (CE_L or RW_L) is deasserted first. 32. t_{INS} or t_{INR} depends on which enable pin (CE_L or RW_L) is asserted last.



Typical DC and AC Characteristics

Figure 16. Typical DC and AC Characteristics



CAPACITANCE (pF)

Document Number: 001-63982 Rev. *D

Supply Voltage (V)


Cycle Frequency (MHz)



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C144E-15AXC	51-85046	64-pin TQFP (Pb-free)	Commercial
	CY7C144E-15JXI	51-85005	68-pin PLCC (Pb-free)	Industrial
	CY7C144E-15AXI	51-85046	64-pin TQFP (Pb-free)	Industrial
25	CY7C144E-25AXC	51-85046	64-pin TQFP (Pb-free)	Commercial
55	CY7C144E-55AXC	51-85046	64-pin TQFP (Pb-free)	Commercial
	CY7C144E-55JXC	51-85005	68-pin PLCC (Pb-free)	Commercial


Ordering Code Definitions





Package Diagrams

Figure 17. 64-pin TQFP (14.0 × 14.0 × 1.4 mm) Package Outline, 51-85046



SYMBOL	DIMENSIONS				
STIMBUL	MIN.	NOM.	MAX.		
Α	_	_	1.60		
A1	0.05	_	0.15		
A2	1.35	1.40	1.45		
D	15.75	16.00	16.25		
D1	13.95	14.00	14.05		
Е	15.75	16.00	16.25		
E1	13.95	14.00	14.05		
R1	0.08	_	0.20		
R2	0.08	_	0.20		
θ	0°	_	7°		
θ1	0°	_	_		
θ2	11°	12°	13°		
С	_	_	0.20		
b	0.30	0.35	0.40		
L	0.45	0.60	0.75		
L1	1.00 REF				
L2	0.25 BSC				
L3	0.20	_	_		
е	0.80 TYP				

NOTE:


- 1. JEDEC STD REF MS-026
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85046 *H



Package Diagrams (continued)

Figure 18. 68-pin PLCC (0.958 × 0.958 Inches) Package Outline, 51-85005



DIMENSIONS IN INCHES $\frac{\text{MIN.}}{\text{MAX.}}$

51-85005 *D



Acronyms

Table 4. Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
CE	chip enable
I/O	input/output
OE	output enable
SRAM	static random access memory
TSOP	thin small outline package
WE	write enable

Document Conventions

Units of Measure

Table 5. Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
μA	microampere			
mA	milliampere			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			



Document History Page

Document Document	Oocument Title: CY7C144E, 8K × 8 Dual-Port Static RAM with SEM, INT, BUSY Oocument Number: 001-63982				
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	3038037	ADMU	09/24/2010	New data sheet.	
*A	3395887	ADMU	10/05/2011	Updated Document Title to read as "CY7C144E, 8K × 8 Dual-Port Static RAM with SEM, INT, BUSY". Changed status from Preliminary to Final. Removed CY7C138E and related information in all instances across the document. Updated Ordering Information: Updated part numbers. Completing Sunset Review.	
*B	3403147	ADMU	10/12/2011	No technical updates. Post to external web.	
*C	4559526	ADMU	11/07/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagrams: spec 51-85046 – Changed revision from *E to *F.	
*D	5633658	NILE	02/16/2017	Updated Package Diagrams: spec 51-85046 – Changed revision from *F to *H. spec 51-85005 – Changed revision from *C to *D. Removed Reference Documents. Updated to new template.	

Document Number: 001-63982 Rev. *D Page 22 of 23



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2010–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-63982 Rev. *D Revised February 16, 2017 Page 23 of 23