



# Logic Block Diagram – CY7C1370KV33




# Logic Block Diagram – CY7C1370KVE33






### Logic Block Diagram – CY7C1372KV33



# Logic Block Diagram – CY7C1372KVE33





## Contents


Pin Configurations	5
Pin Definitions	7
Functional Overview	9
Single Read Accesses	9
Burst Read Accesses	9
Single Write Accesses	9
Burst Write Accesses	10
Sleep Mode	10
Interleaved Burst Address Table	10
Linear Burst Address Table	10
ZZ Mode Electrical Characteristics	10
Truth Table	11
Partial Write Cycle Description	12
Partial Write Cycle Description	12
IEEE 1149.1 Serial Boundary Scan (JTAG)	13
Disabling the JTAG Feature	13
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	14
TAP Controller State Diagram	15
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	40

TAP DC Electrical Characteristics	
and Operating Conditions	
Identification Register Definitions	19
Scan Register Sizes	
Identification Codes	19
Boundary Scan Order	20
Maximum Ratings	
Operating Range	
Neutron Soft Error Immunity	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Switching Characteristics	24
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	30
Units of Measure	
Document History Page	31
Sales, Solutions, and Legal Information	32
Worldwide Sales and Design Support	
Products	
PSoC®Solutions	
Cypress Developer Community	
Technical Support	32



**Pin Configurations** 

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout





## Pin Configurations (continued)

Figure 2. 165-ball FBGA (13 × 15 × 1.4 mm) pinout

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE <sub>1</sub>	BWc	BWb	CE <sub>3</sub>	CEN	ADV/LD	А	А	NC
В	NC/1G	А	CE2	BWd	BWa	CLK	WE	OE	А	А	NC
С	DQP <sub>c</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPb				
D	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQb	DQb
Е	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
F	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
G	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQb	DQb
Н	NC	NC	NC	V <sub>DD</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQd	$DQ_{d}$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQa	DQa
ĸ	DQ <sub>d</sub>	$DQ_{d}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQa	DQa
L	DQ <sub>d</sub>	$DQ_{d}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQa	DQa
М	DQd	DQ <sub>d</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
Ν	DQPd	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPa
Р	NC/144M	NC/72M	А	А	TDI	A1	TDO	Α	А	А	NC/288M
R	MODE	NC/36M	А	А	TMS	A0	TCK	А	А	А	A

### CY7C1370KV33 (512K × 36)



# **Pin Definitions**

Pin Name	I/O Type	Pin Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
BW <sub>a</sub> , BW <sub>b</sub> , BW <sub>c</sub> , BW <sub>d</sub>	Input- synchronous	Byte write select inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. BW <sub>a</sub> controls DQ <sub>a</sub> and DQP <sub>a</sub> , BW <sub>b</sub> controls DQ <sub>b</sub> and DQP <sub>b</sub> , BW <sub>c</sub> controls DQ <sub>c</sub> and DQP <sub>c</sub> , BW <sub>d</sub> controls DQ <sub>d</sub> and DQP <sub>d</sub> .
WE	Input- synchronous	Write enable input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- synchronous	Advance/load input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- synchronous	<b>Chip</b> enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device.
CE <sub>2</sub>	Input- synchronous	<b>Chip</b> enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>3</sub>	Input- synchronous	<b>Chip enable 3 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_2$ to select/deselect the device.
ŌĒ	Input- asynchronous	<b>Output enable, active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are <u>allo</u> wed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- synchronous	<b>Clock enable input, active LOW</b> . When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>S</sub>	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_{[17:0]}$ during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ and the internal control logic. When $\overline{OE}$ is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a - DQ_d$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>X</sub>	I/O- synchronous	<b>Bidirectional data parity I/O lines.</b> Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_a$ is controlled by $BW_a$ , $DQP_b$ is controlled by $BW_b$ , $DQP_c$ is controlled by $BW_c$ , and $DQP_d$ is controlled by $BW_d$ .
MODE	Input strap pin	<b>Mode input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.



# Pin Definitions (continued)

Pin Name	I/O Type	Pin Description
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK.
TMS	Test mode select synchronous	This pin controls the test access port state machine. Sampled on the rising edge of TCK.
тск	JTAG-clock	Clock input to the JTAG circuitry.
V <sub>DD</sub>	Power supply	Power supply inputs to the core of the device.
V <sub>DDQ</sub>	I/O power supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device. Should be connected to ground of the system.
NC	-	No connects. This pin is not connected to the die.
NC/(36M, 72M, 144M, 288M, 576M, 1G)	_	<b>These pins are not connected</b> . They will be used for expansion to the 36M, 72M, 144M, 288M, 576M and 1G densities.
ZZ	Input- asynchronous	<b>ZZ "sleep" input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin can be connected to V <sub>SS</sub> or left floating. ZZ pin has an internal pull down.



### **Functional Overview**

The CY7C1370KV33, CY7C1370KVE33, CY7C1372KVE33 and CY7C1372KV33 are synchronous-pipelined burst NoBL SRAMs designed specifically to eliminate wait states during write/read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t<sub>CO</sub>) is 2.5 ns (250-MHz device).

Accesses can be initiated by asserting all three chip enables  $(\overline{CE}_1, C\underline{E}_2, C\underline{E}_3)$  active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable (WE). BW<sub>X</sub> can be used to conduct byte write operations.

Write operations are qualified by the write enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables ( $\overline{\text{CE}}_1$ ,  $\text{CE}_2$ ,  $\overline{\text{CE}}_3$ ) and an asynchronous output enable ( $\overline{\text{OE}}$ ) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2, and  $CE_3$  are all asserted active, (3) the write enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 2.5 ns (250-MHz device) provided OE is active LOW. After the first clock of the read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (read/write/deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will tristate following the next clock rise.

#### **Burst Read Accesses**

The CY7C1370KV33, CY7C1370KVE33, CY7C1372KVE33 and CY7C1372KV33 have an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in Single Read Accesses. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap-around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal <u>burst counter</u> regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

#### Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $CE_1$ ,  $CE_2$ , and  $CE_3$  are all asserted active, and (3) the write signal WE is asserted LOW. The address presented is loaded into the address register. The write signals are latched into the control logic block.

On the subsequent clock rise the data lines are automatically tristated regardless of the state of the  $\overline{\mathsf{OE}}$  input signal. This allows the external logic to present the data on DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1370KV33, CY7C1370KVE33, and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1372KV33, CY7C1372KVE33). In addition, the address for the subsequent access (read/write/deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP  $(DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1370KV33, CY7C1370KVE33 &  $DQ_{a,b}/DQP_{a,b}$  for CY7C1372KV33, CY7C1372KVE33) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

<u>The</u> data written during the write operation is controlled by  $\overline{\text{BW}}$  ( $\overline{\text{BW}}_{a,b,c,d}$  for CY7C1370KV33, CY7C1370KVE33 and  $\overline{\text{BW}}_{a,b}$  for CY7C1372KV33, CY7C1372KVE33) signals.

The CY7C1370KV33 / CY7C1370KVE33 / CY7C1372KV33 / CY7C1372KVE33 provides byte write capability that is described in the <u>Write</u> Cycle Description table. Asserting th<u>e</u> write enable input (WE) with the selected byte write select (BW) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1370KV33, CY7C1370KVE33 and CY7C1372KV33, CY7C1372KVE33 are common I/O devices, data should not be driven into the device while the outputs are active. The output enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQ and DQP ( $DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1370KV33, CY7C1370KVE33 and  $DQ_{a,b}/DQP_{a,b}$  for CY7C1372KV33, CY7C1372KVE33) inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ and DQP ( $DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1370KVE33, CY7C1370KVE33) and DQP ( $DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1370KVE33, CY7C1370KVE33) are automatically tristated during the data portion of a write cycle, regardless of the state of  $\overline{OE}$ .



#### **Burst Write Accesses**

The CY7C1370KV33 / CY7C1370KVE33 / CY7C1372KV33 / CY7C1372KVE33 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Accesses section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct BW (BW<sub>a,b,c,d</sub> for CY7C1370KV33, CY7C1370KVE33) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1, \overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	-	65	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2 V	2t <sub>CYC</sub>	-	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	-	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	-	ns



### **Truth Table**

The Truth Table for CY7C1370KV33/CY7C1370KVE33 and CY7C1372KV33/CY7C1372KVE33 follows. [1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{\text{BW}}_{\text{x}}$	OE	CEN	CLK	DQ
Deselect cycle	None	Н	L	L	Х	Х	Х	L	L–H	Tri-state
Continue deselect cycle	None	Х	L	Н	Х	Х	Х	L	L–H	Tri-state
Read cycle (begin burst)	External	L	L	L	Н	Х	L	L	L–H	Data out (Q)
Read cycle (continue burst)	Next	Х	L	Н	Х	Х	L	L	L–H	Data out (Q)
NOP/dummy read (begin burst)	External	L	L	L	Н	Х	Н	L	L–H	Tri-state
Dummy read (continue burst)	Next	Х	L	Н	Х	Х	Н	L	L–H	Tri-state
Write cycle (begin burst)	External	L	L	L	L	L	Х	L	L–H	Data in (D)
Write cycle (continue burst)	Next	Х	L	Н	Х	L	Х	L	L–H	Data in (D)
NOP/write abort (begin burst)	None	L	L	L	L	Н	Х	L	L–H	Tri-state
Write abort (continue burst)	Next	Х	L	Н	Х	Н	Х	L	L–H	Tri-state
Ignore clock edge (stall)	Current	Х	L	Х	Х	Х	Х	Н	L–H	-
Sleep mode	None	Х	Н	Х	Х	Х	Х	Х	Х	Tri-state

Notes

- X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for ALL Chip Enables active. BWx = L signifies at least one Byte Write Select is active, BWx = Valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
   Write is defined by WE and BW<sub>x</sub>. See Write Cycle Description table for details.
   When a write cycle is detected, all I/Os are tristated, even during byte writes.
   <u>The DQ and DQP pins are controlled by the current cycle and the DE signal.</u>
   CEN = H inserts wait states.

- Device will power-up deselected and the I/Os in a tristate condition, regardless of OE.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQ<sub>s</sub> and DQP<sub>X</sub> = Tri-state when OE is inactive or when the device is deselected, and DQ<sub>s</sub> = data when OE is active.



### **Partial Write Cycle Description**

The Partial Write Cycle Description for CY7C1370KV33/CY7C1370KVE33 follows. <sup>[8, 9, 10, 11]</sup>

Function (CY7C1370KV33/CY7C1370KVE33)	WE	BWd	BWc	BWb	BWa
Read	Н	Х	Х	Х	Х
Write – No bytes written	L	Н	Н	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	Н	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	Н	Н	L	Н
Write Bytes b, a	L	Н	Н	L	L
Write Byte c – (DQ <sub>c</sub> and DQP <sub>c</sub> )	L	Н	L	Н	Н
Write Bytes c, a	L	Н	L	Н	L
Write Bytes c, b	L	Н	L	L	Н
Write Bytes c, b, a	L	Н	L	L	L
Write Byte d – (DQ <sub>d</sub> and DQP <sub>d</sub> )	L	L	Н	Н	Н
Write Bytes d, a	L	L	Н	Н	L
Write Bytes d, b	L	L	н	L	Н
Write Bytes d, b, a	L	L	Н	L	L
Write Bytes d, c	L	L	L	Н	Н
Write Bytes d, c, a	L	L	L	Н	L
Write Bytes d, c, b	L	L	L	L	Н
Write All Bytes	L	L	L	L	L

## **Partial Write Cycle Description**

The Partial Write Cycle Description for CY7C1372KV33/CY7C1372KVE33 follows. <sup>[8, 9, 10, 11]</sup>

Function (CY7C1372KV33/CY7C1372KVE33)	WE	BWb	BW <sub>a</sub>
Read	Н	Х	Х
Write – No Bytes Written	L	Н	Н
Write Byte a – $(DQ_a \text{ and } DQP_a)$	L	Н	L
Write Byte b – $(DQ_b \text{ and } DQP_b)$	L	L	Н
Write Both Bytes	L	L	L

Notes

- 8. X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for ALL Chip Enables active. BWx = L signifies at least one Byte Write Select is active, BWx = Valid signifies that the desired byte write selects are asserted, see Truth Table on page 11 for details.
  9. Write is defined by WE and BW<sub>x</sub>. See Write Cycle Description table for details.
  10. When a write cycle is detected, all I/Os are tristated, even during byte writes.

- 11. Table only lists a partial listing of the byte write combinations. Any Combination of BW<sub>x</sub> is valid Appropriate write will be done based on which byte write is active.



### IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1370KV33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1370KV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### **Performing a TAP Reset**

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 16. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### **Bypass Register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.



#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1-mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST Output Bus Tristate

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tristate," is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




## **TAP Controller State Diagram**






## **TAP Controller Block Diagram**



# **TAP** Timing





## **TAP AC Switching Characteristics**

Over the Operating Range

Parameter <sup>[12, 13]</sup>	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK Clock Cycle Time	50	_	ns
t <sub>TF</sub>	TCK Clock Frequency	_	20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20	_	ns
t <sub>TL</sub>	TCK Clock LOW time	20	_	ns
Output Times				
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid	_	10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0	_	ns
Setup Times				
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5	_	ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5	_	ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5	_	ns
Hold Times				
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5	_	ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5	_	ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5	_	ns

Notes


12. t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register. 13. Test conditions are specified using the load in TAP AC test Conditions. t<sub>R</sub>/t<sub>F</sub> = 1 ns.



# 3.3 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3 V
Input rise and fall times (Slew Rate)	2 V/ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


### 3.3 V TAP AC Output Load Equivalent



# 2.5 V TAP AC Test Conditions

Input pulse levels	$V_{SS}$ to 2.5 V
Input rise and fall time (Slew Rate)	2 V/ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

# 2.5 V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C < T <sub>A</sub> < +70	°C; $V_{DD}$ = 3.3 V ± 0.165 V unless otherwise noted)
------------------------------	--

Parameter [14]	Description	Tes	Test Conditions		Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA, V <sub>DD</sub>	I <sub>OH</sub> = -4.0 mA, V <sub>DDQ</sub> = 3.3 V		-	V
		I <sub>OH</sub> = –1.0 mA, V <sub>DD</sub>	<sub>Q</sub> = 2.5 V	2.0	-	V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = –100 μA	V <sub>DDQ</sub> = 3.3 V	2.9	-	V
			V <sub>DDQ</sub> = 2.5 V	2.1	-	V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA, V <sub>DDQ</sub>	= 3.3 V	-	0.4	V
		I <sub>OL</sub> = 8.0 mA, V <sub>DDQ</sub>	I <sub>OL</sub> = 8.0 mA, V <sub>DDQ</sub> = 2.5 V		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3 V	-	0.2	V
			V <sub>DDQ</sub> = 2.5 V	-	0.2	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>DDQ</sub> = 3.3 V	V <sub>DDQ</sub> = 3.3 V		V <sub>DD</sub> + 0.3	V
		V <sub>DDQ</sub> = 2.5 V	V <sub>DDQ</sub> = 2.5 V		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>DDQ</sub> = 3.3 V	V <sub>DDQ</sub> = 3.3 V		0.7	V
		V <sub>DDQ</sub> = 2.5 V	V <sub>DDQ</sub> = 2.5 V		0.7	V
Ι <sub>X</sub>	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$	$GND \leq V_{IN} \leq V_{DDQ}$		5	μA



## **Identification Register Definitions**

Instruction Field	CY7C1370KV33	Description
Revision Number (31:29)	000	Reserved for version number.
Cypress Device ID (28:12) <sup>[15]</sup>	01011001000010101	Reserved for future use.
Cypress JEDEC ID (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	Indicate the presence of an ID register.

### **Scan Register Sizes**

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary Scan Order (165-ball FBGA package)	89

### **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



# **Boundary Scan Order**

165-ball FBGA [16, 17]

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11
26	E11
27	D11
28	G10
29	F10
30	E10

Bit #	Ball ID
31	D10
32	C11
33	A11
34	B11
35	A10
36	B10
37	A9
38	B9
39	C10
40	A8
41	B8
42	A7
43	B7
44	B6
45	A6
46	B5
47	A5
48	A4
49	B4
50	B3
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1

Bit #	Ball ID
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Notes

16. Balls which are NC (No Connect) are pre-set LOW. 17. Bit# 89 is preset HIGH.



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65 °C to +150 °C
Ambient Temperature with Power Applied–55 °C to +125 °C
Supply Voltage on $V_{DD}$ Relative to GND–0.5 V to +4.6 V
Supply Voltage on V <sub>DDQ</sub> Relative to GND –0.5 V to +V <sub>DD</sub>
DC to Outputs in Tristate0.5 V to $V_{DDQ}$ + 0.5 V
DC Input Voltage–0.5 V to $V_{\text{DD}}$ + 0.5 V
Current into Outputs (LOW) 20 mA
Static Discharge Voltage
(per MIL-STD-883, Method 3015)>2001V
Latch up Current> 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C		2.5 V – 5% to
Industrial	–40 °C to +85 °C	+10%	V <sub>DD</sub>

#### **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit		
LSBU (Device without ECC)	Logical Single-Bit Upsets	25 °C	<5	5	FIT/ Mb		
LSBU (Device with ECC)			0	0.01	FIT/ Mb		
LMBU	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb		
SEL	Single Event Latch up	85 °C	0	0.1	FIT/ Dev		
* No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^2$ , 95% confidence limit calculation. For more details refer to Application							

Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".

### **Electrical Characteristics**

Over the Operating Range

Parameter <sup>[18, 19]</sup>	Description	Test Conditions	Min	Max	Unit
V <sub>DD</sub>	Power Supply Voltage		3.135	3.6	V
V <sub>DDQ</sub>	I/O Supply Voltage	for 3.3 V I/O	3.135	V <sub>DD</sub>	V
		for 2.5 V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	-	V
		for 2.5 V I/O, I <sub>OH</sub> = –1.0 mA	2.0	-	V
V <sub>OL</sub>	Output LOW Voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	-	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	-	0.4	V
V <sub>IH</sub>	Input HIGH Voltage [18]	for 3.3 V I/O	2.0	V <sub>DD</sub> + 0.3	V
		for 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage [18]	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_1 \le V_{DDQ}$	-5	5	μA
	Input Current of MODE	Input = V <sub>SS</sub>	-30	-	
		Input = V <sub>DD</sub>	-	5	
	Input Current of ZZ	Input = V <sub>SS</sub>	-5	-	
		Input = V <sub>DD</sub>	-	30	

#### Notes

18. Overshoot:  $V_{IL(AC)} < V_{DD} + 1.5 V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 V$  (Pulse width less than  $t_{CYC}/2$ ). 19.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min.)}$  of at least 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



### Electrical Characteristics (continued)

#### Over the Operating Range

Parameter <sup>[18, 19]</sup>	Description	Test Conditio	ons		Min	Max	Unit
I <sub>OZ</sub>	Output Leakage Current $GND \le V_I \le V_{DDQ}$ , Output Disabled				-5	5	μA
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	4-ns cycle,	× 18	-	180	mA
		$T = T_{MAX} = 1/T_{CYC}$	250 MHz	× 36	-	200	
			5-ns cycle,	× 18	-	158	
			200 MHz	× 36	-	178	
			6-ns cycle,	× 18	-	143	
			167 MHz	× 36	-	163	
I <sub>SB1</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4-ns cycle,	× 18	-	75	mA
	Power-down Current – TTL Inputs	$ V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, $ f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	250 MHz	× 36	-	80	
			5-ns cycle, 200 MHz	× 18	-	75	
				× 36	-	80	
			6-ns cycle, 167 MHz	× 18	-	75	
				× 36	-	80	
I <sub>SB2</sub>	Automatic CE Power-down Current – CMOS Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \le 0.3$ V or $V_{IN} \ge V_{DDQ} - 0.3$ V, f = 0	All speed grades	× 18	-	65	mA
				× 36	-	70	
I <sub>SB3</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4-ns cycle, 250 MHz	× 18	_	75	mA
	Power-down Current – CMOS Inputs	$\begin{array}{l} \text{Max. } V_{DD} \text{, Device Deselected,} \\ V_{IN} \leq 0.3 \text{ V or } V_{IN} \geq V_{DDQ} - 0.3 \text{ V,} \\ f = f_{MAX} = 1/t_{CYC} \end{array}$		× 36	_	80	
			5-ns cycle, 200 MHz	× 18	-	75	
				× 36	-	80	
			6-ns cycle,	× 18	-	75	
			167 MHz	× 36	-	80	
I <sub>SB4</sub>	Automatic CE	$\begin{array}{l} \text{Max. } V_{DD} \text{, Device Deselected,} \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL} \text{, } f = 0 \end{array}$	All speed	× 18	-	65	mA
	Power-down Current – TTL Inputs	$v_{IN} \ge v_{IH} \text{ or } v_{IN} \le v_{IL}, t = 0$	grades	× 36	_	70	



## Capacitance

Parameter	Description Test Conditions 1		100-pin TQFP Max	165-ball FBGA Max	Unit
C <sub>IN</sub>		T <sub>A</sub> = 25 °C, f = 1 MHz,	5	5	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> = 2.5 V	5	5	рF
C <sub>I/O</sub>	Input/Output capacitance		5	5	pF


### **Thermal Resistance**

Parameter	Description	Test Cor	nditions	100-pin TQFP Package	165-ball FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance	Test conditions follow	. ,		17.34	°C/W
	(junction to ambient)	standard test methods and	With Air Flow (1 m/s)	33.19	14.33	°C/W
		procedures for	With Air Flow (3 m/s)	30.44	12.63	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)	measuring thermal impedance, per EIA/JESD51.		24.07	8.95	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)			8.36	3.50	°C/W


# AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms

#### 3.3V I/O Test Load









## **Switching Characteristics**

Over the Operating Range

Parameter <sup>[20, 21]</sup>	Description	-2	250	-2	-200		-167	
	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>Power</sub> <sup>[22]</sup>	$V_{CC}(\mbox{typical})$ to the first access read or write	1	-	1	-	1	-	ms
Clock								•
t <sub>CYC</sub>	Clock cycle time	4.0	-	5.0	-	6.0	-	ns
F <sub>MAX</sub>	Maximum operating frequency	_	250	-	200	-	167	MHz
t <sub>CH</sub>	Clock HIGH	1.5	_	2.0	-	2.2	-	ns
t <sub>CL</sub>	Clock LOW	1.5	-	2.0	-	2.2	-	ns
Output Times								
t <sub>co</sub>	Data output valid after CLK rise	-	2.5	-	3.0	-	3.4	ns
t <sub>EOV</sub>	OE LOW to output valid	-	2.6	-	3.0	-	3.4	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.0	-	1.5	-	1.5	-	ns
t <sub>CHZ</sub>	Clock to high Z <sup>[23, 24, 25]</sup>	-	2.6	-	3.0	-	3.4	ns
t <sub>CLZ</sub>	Clock to low Z <sup>[23, 24, 25]</sup>	1.0	-	1.3	-	1.5	-	ns
t <sub>EOHZ</sub>	OE HIGH to output high Z <sup>[23, 24, 25]</sup>	-	2.6	-	3.0	-	3.4	ns
t <sub>EOLZ</sub>	OE LOW to output low Z <sup>[23, 24, 25]</sup>	0	-	0	-	0	-	ns
Setup Times								
t <sub>AS</sub>	Address setup before CLK rise	1.2	-	1.4	-	1.5	-	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.2	-	1.4	-	1.5	-	ns
t <sub>CENS</sub>	CEN setup before CLK rise	1.2	-	1.4	-	1.5	-	ns
t <sub>WES</sub>	$\overline{\text{WE}}$ , $\overline{\text{BW}}_{x}$ setup before CLK rise	1.2	-	1.4	-	1.5	-	ns
t <sub>ALS</sub>	ADV/LD setup before CLK rise	1.2	-	1.4	-	1.5	-	ns
t <sub>CES</sub>	Chip select setup	1.2	-	1.4	-	1.5	-	ns
Hold Times								
t <sub>AH</sub>	Address hold after CLK rise	0.3	-	0.4	-	0.5	-	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.3	-	0.4	-	0.5	-	ns
t <sub>CENH</sub>	CEN hold after CLK rise	0.3	_	0.4	-	0.5	-	ns
t <sub>WEH</sub>	$\overline{\text{WE}}$ , $\overline{\text{BW}}_{x}$ hold after CLK rise	0.3	-	0.4	-	0.5	-	ns
t <sub>ALH</sub>	ADV/LD hold after CLK rise	0.3	-	0.4	-	0.5	-	ns
t <sub>CEH</sub>	Chip select hold after CLK rise	0.3	_	0.4	_	0.5	_	ns


Notes

Notes
20. Timing reference is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
21. Test conditions shown in (a) of Figure 3 on page 23 unless otherwise noted.
22. This part has a voltage regulator internally; t<sub>Power</sub> is the time power needs to be supplied above V<sub>DD</sub> minimum initially, before a Read or Write operation can be initiated.
23. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EOLZ</sub>, and t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of Figure 3 on page 23. Transition is measured ±200 mV from steady-state voltage.
24. At any given voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>EOLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.
25. This parameter is exampled and not 100% tested.

25. This parameter is sampled and not 100% tested.



### **Switching Waveforms**




Notes

26. For this waveform ZZ is tied LOW.

27. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 28. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



#### Switching Waveforms (continued)



#### Notes

- 29. For this waveform  $\underline{ZZ}$  is tied LOW.
- 30. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.
- 31. The Ignore Clock Edge or Stall cycle (Clock 3) illustrated CEN being used to create a pause. A write is not performed during this cycle.
- 32. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.

33. I/Os are in High Z when exiting ZZ sleep mode.



### **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.


Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1370KV33-167AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1372KV33-167AXC			
	CY7C1370KV33-167BZXC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	
	CY7C1370KV33-167AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial
	CY7C1370KVE33-167AXI			
	CY7C1372KV33-167AXI			
	CY7C1372KVE33-167AXI			
200	CY7C1370KV33-200AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1372KV33-200AXC			
	CY7C1370KV33-200AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial
	CY7C1370KV33-200BZXI	51-85180	165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	
250	CY7C1370KV33-250AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial


#### **Ordering Code Definitions**





### **Package Diagrams**









#### Package Diagrams (continued)

Figure 8. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180





NDTES :

NUTES : SUDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD) JEDEC REFERENCE : MO-216 / ISSUE E PACKAGE CDDE : BBOAC/BWOAC PACKAGE WEIGHT : SEE CYPRESS PACKAGE MATERIAL DECLARATION

DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.

51-85180 \*G



### Acronyms

Acronym	Description
CE	Chip Enable
CEN	Clock Enable
CMOS	Complementary Metal Oxide Semiconductor
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JTAG	Joint Test Action Group
LMBU	Logical Multi-Bit Upsets
LSB	Least Significant Bit
LSBU	Logical Single-Bit Upsets
MSB	Most Significant Bit
NoBL	No Bus Latency
OE	Output Enable
SEL	Single Event Latch-up
SRAM	Static Random Access Memory
TAP	Test Access Port
тск	Test Clock
TMS	Test Mode Select
TDI	Test Data-In
TDO	Test Data-Out
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic
WE	Write Enable

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
kΩ	kilohm
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mV	millivolt
mm	millimeter
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt
W	watt



# **Document History Page**

Document Title: CY7C1370KV33/CY7C1370KVE33/CY7C1372KV33/CY7C1372KVE33, 18-Mbit (512K × 36/1M × 18) Pipelined SRAM with NoBL™ Architecture (With ECC) Document Number: 001-97836						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
*F	5083798	DEVM	01/14/2016	Changed status from Preliminary to Final.		
*G	5396610	PRIT	08/09/2016	Updated Neutron Soft Error Immunity: Updated values in "Typ" and "Max" columns corresponding to "LSBU (Device without ECC)" parameter. Updated Ordering Information: Updated part numbers. Updated to new template.		
*H	5734193	PRIT	05/12/2017	Updated Package Diagrams Changed Spec 51-85050 from *E to *G. Updated Cypress Logo and Copyright.		



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

#### **PSoC<sup>®</sup>Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IoT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-97836 Rev. \*H

<sup>©</sup> Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.