

1-Mbit (128K x 8) Static RAM

Features

- Temperature Ranges
 - Commercial: 0°C to 70°C
 - Industrial: –40°C to 85°C
- Automotive-A: -40°C to 85°C
- Automotive-E: -40°C to 125°C
- 4.5V-5.5V operation
- CMOS for optimum speed/power
- Low active power (70 ns Commercial, Industrial, Automotive-A)
 - 82.5 mW (max.) (15 mA)
- Low standby power (55/70 ns Commercial, Industrial, Automotive-A)
 - 110 μW (max.) (15 μA)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE₁, CE₂, and OE options
- Available in Pb-free and non-Pb-free 32-pin (450 mil-wide) SOIC, 32-pin STSOP and 32-pin TSOP-I


Functional Description[1]

The CY62128BN is a high-performance CMOS static RAM organized as 128K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ($\overline{\text{CE}}_1$), an active HIGH Chip Enable ($\overline{\text{CE}}_2$), an active LOW Output Enable ($\overline{\text{OE}}$), and tri-state drivers. This device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.

Writing to the device is accomplished by taking Chip Enable One (CE_1) and Write Enable (WE) inputs LOW and Chip Enable Two (CE_2) input HIGH. Data on the eight I/O pins (I/O_0) through I/O_7) is then written into the location specified on the address pins (A_0) through A_{16} .

Reading from the device is accomplished by taking Chip Enable One ($\overline{\text{CE}_1}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable ($\overline{\text{WE}}$) and Chip Enable Two ($\overline{\text{CE}_2}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O₀ through I/O₇) are placed in a high-impedance state when the device is deselected ($\overline{\text{CE}}_1$ HIGH or $\overline{\text{CE}}_2$ LOW), the outputs are disabled ($\overline{\text{OE}}_1$ HIGH), or during a write operation ($\overline{\text{CE}}_1$ LOW, $\overline{\text{CE}}_2$ HIGH, and $\overline{\text{WE}}$ LOW).



Note

Cypress Semiconductor Corporation Document #: 001-06498 Rev. *C

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 19, 2010

^{1.} For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.






Product Portfolio

							Power Dis	sipation		
			V _{CC} Range (V)			Speed Operating, I _{CC} (mA)			Standby, I _{SB2} (μA)	
Pro	duct	Min.	T yp. ^[2]	Max.	(ns)	Typ . ^[2]	Max.	Typ. ^[2]	Max.	
CY62128BNLL	Commercial	4.5	5.0	5.5	55	7.5	20	2.5	15	
					70	6	15	2.5	15	
	Industrial				55	7.5	20	2.5	15	
					70	6	15	2.5	15	
	Automotive-A				70	6	15	2.5	15	
	Automotive-E				70	6	25	2.5	25	

Pin Configurations



Pin Definitions

Input	A ₀ -A ₁₆ . Address Inputs								
Input/Output	O ₀ -I/O ₇ . Data lines. Used as input or output lines depending on operation								
Input/Control	E . Write Enable, Active LOW. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is nducted.								
Input/Control	CE ₁ . Chip Enable 1, Active LOW.								
Input/Control	CE ₂ . Chip Enable 2, Active HIGH.								
Input/Control	DE . Output Enable, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins								
Ground	GND. Ground for the device								
Power Supply	V _{CC} . Power supply for the device								

Note

^{2.} Typical values are included for reference only and are not tested or guaranteed. Typical values are an average of the distribution across normal production variations as measured at V_{CC} = 5.0V, T_A = 25°C, and t_{AA} = 70 ns.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied55°C to +125°C Supply Voltage on V_{CC} to Relative $GND^{[3]}$ –0.5V to +7.0V DC Input Voltage^[3].....-0.5V to V_{CC} + 0.5V

Static Discharge Voltage	> 2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature (T _A) ^[4]	V _{cc}
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	
Automotive-A	–40°C to +85°C	
Automotive-E	-40°C to +125°C	

Electrical Characteristics Over the Operating Range

					-55					
Parameter	Description	Test Condi	tions	Min.	Typ. ^[2]	Max.	Min.	Typ . ^[2]	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -1 .	0 mA	2.4			2.4			V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 2.1	mA			0.4			0.4	V
V _{IH}	Input HIGH Voltage			2.2		V _{CC} + 0.3	2.2		V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[3]			-0.3		0.8	-0.3		0.8	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$	Commercial/ Industrial	-1		+1	-1		+1	μА
			Automotive-A				-1		+1	μА
			Automotive-E				-10		+10	μА
I _{OZ}	Output Leakage Current	$\begin{aligned} &\text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ &\text{Output Disabled} \end{aligned}$	Commercial/ Industrial	-1		+1	– 1		+1	μА
			Automotive-A				-1		+1	μΑ
			Automotive-E				-10		+10	μΑ
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$	Commercial/ Industrial		7.5	20		6	15	mA
		$f = f_{MAX} = 1/t_{RC}$	Automotive-A					6	15	mA
			Automotive-E					6	25	mA
I _{SB1}	Automatic CE Power-down Current	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}}_1 \geq \text{V}_{\text{IH}} \\ &\text{or CE}_2 \leq \text{V}_{\text{IL}}, \end{aligned}$	Commercial/ Industrial		0.1	2		0.1	1	mA
	—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$	Automotive-A					0.1	1	mA
		VIN = VIL, I - IMAX	Automotive-E					0.1	2	mΑ
I _{SB2}	Automatic CE Power-down Current	$\frac{\text{Max. V}_{CC},}{\text{CE}_1 \geq \text{V}_{CC} - 0.3\text{V},}$	Commercial/ Industrial		2.5	15		2.5	15	μА
	—CMOS Inputs	or $CE_2 \le 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$,	Automotive-A					2.5	15	μА
		or $V_{IN} \le 0.3V$, f = 0	Automotive-E					2.5	25	μА

^{3.} $V_{\rm IL}$ (min.) = -2.0V for pulse durations of less than 20 ns. 4. $T_{\rm A}$ is the "Instant On" case temperature.

1.77V

OUTPUT O




Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 \text{ MHz}$,	9	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	9	pF


Thermal Resistance^[5]

Parameter	Description	Test Conditions	32 SOIC	32 STSOP	32 TSOP	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for measuring		105.14	97.44	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	thermal impedance, per EIA / JESD51.	30.87	14.09	26.05	°C/W

AC Test Loads and Waveforms



Data Retention Waveform



Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions ^[6]		Min.	Тур.	Max.	Unit
V_{DR}	V _{CC} for Data Retention			2.0			V
I _{CCDR}	Data Retention Current	$\begin{array}{l} \underline{V_{CC}} = V_{DR} = 2.0V, \\ CE_1 \geq V_{CC} - 0.3V, \text{ or } CE_2 \leq 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \text{ or, } V_{IN} \leq 0.3V \end{array}$	Commercial/ Industrial Automotive-A		1.5	15	μА
			Automotive-E		1.5	25	μΑ
t _{CDR}	Chip Deselect to Data Retention Time			0			ns
t _R	Operation Recovery Time			70			ns

Note:

^{5.} Tested initially and after any design or process changes that may affect these parameters.

^{6.} No input may exceed V_{CC} + 0.5V.




Switching Characteristics Over the Operating Range

		CY6212	28BN-55	CY6212	28BN-70	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE			•		•	
t _{RC}	Read Cycle Time	55		70		ns
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	5		5		ns
t _{ACE}	CE ₁ LOW to Data Valid, CE ₂ HIGH to Data Valid		55		70	ns
t _{DOE}	OE LOW to Data Valid		20		35	ns
t _{LZOE}	OE LOW to Low Z	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[7, 9]		20		25	ns
t _{LZCE}	CE ₁ LOW to Low Z, CE ₂ HIGH to Low Z ^[9]	5		5		ns
t _{HZCE}	CE ₁ HIGH to High Z, CE ₂ LOW to High Z ^[8, 9]		20		25	ns
t _{PU}	CE ₁ LOW to Power-up, CE ₂ HIGH to Power-up	0		0		ns
t _{PD}	CE ₁ HIGH to Power-down, CE ₂ LOW to Power-down		55		70	ns
WRITE CYCLE	[10]					
t _{WC}	Write Cycle Time	55		70		ns
t _{SCE}	CE ₁ LOW to Write End, CE ₂ HIGH to Write End	45		60		ns
t _{AW}	Address Set-up to Write End	45		60		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	45		50		ns
t _{SD}	Data Set-up to Write End	25		30		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[9]	5		5		ns
t _{HZWE}	WE LOW to High Z ^[8, 9]		20		25	ns

Switching Waveforms

Read Cycle No.1^[11, 12]




- 7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 100-pF load capacitance.
- 8. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- 4. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZME} is less than t_{LZCE} and t_{HZME} is less than t_{LZCE} and t_{HZME} is less than t_{LZCE}, and t_{HZME} is less than t_{HZME} is less th
- 11. Device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$.
- 12. WE is HIGH for read cycle.




Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)[12, 13]



Write Cycle No. 1 (CE₁ or CE₂ Controlled)^[14, 15]



Notes:

13. Address valid prior to or coincident with \overline{CE}_1 transition LOW and CE_2 transition HIGH.


14. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

15. If \overline{CE}_1 goes HIGH or CE_2 goes LOW simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)

Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[14, 15]



Write Cycle No.3 (WE Controlled, OE LOW)[14, 15]



Note:

16. During this period the I/Os are in the output state and input signals should not be applied.



Truth Table

CE ₁	CE ₂	OE	WE	I/O ₀ –I/O ₇	Mode	Power	
Н	Х	Х	Х	High Z	Power-down	Standby (I _{SB})	
Х	L	Х	Х	High Z	Power-down	Standby (I _{SB})	
L	Н	L	Н	Data Out	Read	Active (I _{CC})	
L	Н	Χ	L	Data In	Write	Active (I _{CC})	
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})	


Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62128BNLL-55SXI	51-85081	32-pin 450-Mil SOIC (Pb-Free)	Commercial
	CY62128BNLL-55ZXI	51-85056	32-pin TSOP Type I (Pb-Free)	Industrial
70	CY62128BNLL-70SXA	51-85081	32-pin 450-Mil SOIC (Pb-Free)	Automotive-A

Please contact your local Cypress sales representative for availability of these parts




Package Diagrams



Downloaded from Arrow.com.




Package Diagrams (continued)





Package Diagrams (continued)

32 Lead TSOP I 8 X 20 mm - STANDARD



All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

	Document Title: CY62128BN MoBL [®] 1-Mbit (128K x 8) Static RAM Document Number: 001-06498									
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change						
**	426503	See ECN	NXR	New Data Sheet						
*A	488954	See ECN	NXR	Added Automotive product Removed RTSOP Package Updated ordering Information table						
*B	2898985	03/25/2010	AJU	Removed inactive parts from Ordering Information table. Updated package diagram.						
*C	3090906	11/19/2010	RAME	All specified parts in the ordering information table are being pruned.						