

# Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.10		V/°C	Reference to 25°C, I <sub>D</sub> = 5mA ①
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		3.9	4.7	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 106A ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
gfs	Forward Trans conductance	189			S	$V_{DS} = 25V, I_{D} = 106A$
$R_G$	Internal Gate Resistance		2.0		Ω	
	Drain to Course Leakens Current			20		$V_{DS} = 100V, V_{GS} = 0V$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			250	μA	$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	- A	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = -20V

# Dynamic Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

$Q_g$	Total Gate Charge	 143	215		I <sub>D</sub> = 106A
$Q_{gs}$	Gate-to-Source Charge	 38			$V_{DS} = 50V$
$Q_{gd}$	Gate-to-Drain Charge	 50		nC	V <sub>GS</sub> = 10V4
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )	 93			
$t_{d(on)}$	Turn-On Delay Time	 21			$V_{DD} = 65V$
t <sub>r</sub>	Rise Time	 86		nc	$I_{D} = 106A$
$t_{d(off)}$	Turn-Off Delay Time	 100		ns	$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time	 77			V <sub>GS</sub> = 10V4
C <sub>iss</sub>	Input Capacitance	 9575			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance	 660			V <sub>DS</sub> = 50V
C <sub>rss</sub>	Reverse Transfer Capacitance	 270		рF	f = 1.0MHz, See Fig. 5
Coss eff.(ER)	Effective Output Capacitance (Energy Related)	 757			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V $
Coss eff.(TR)	Effective Output Capacitance (Time Related)	 1112			$V_{GS}$ = 0V, $V_{DS}$ = 0V to 80V $\circ$

# **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)			180		MOSFET symbol showing the
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①			720		integral reverse p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 106A, V_{GS} = 0V $ ④
t <sub>rr</sub>	Reverse Recovery Time		72 81		ns	$T_J = 25^{\circ}C$ $V_{DD} = 85V$ $T_J = 125^{\circ}C$ $I_F = 106A$ ,
Q <sub>rr</sub>	Reverse Recovery Charge		210 268		nC	$T_{J} = 25^{\circ}C$ di/dt = 100A/ $\mu$ s $\oplus$
I <sub>RRM</sub>	Reverse Recovery Current		5.3		Α	T <sub>J</sub> = 25°C
t <sub>on</sub>	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )			

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by  $T_{Jmax}$ , starting  $T_J = 25$ °C, L = 0.057mH,  $R_G = 25\Omega$ ,  $I_{AS} = 106$ A,  $V_{GS} = 10$ V. Part not recommended for use above this value.
- $\exists \quad I_{SD} \leq 106A, \ di/dt \leq 1319A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^{\circ}C.$
- 4 Pulse width  $\leq 400 \mu s$ ; duty cycle  $\leq 2\%$ .
- $^{\circ}$  C<sub>oss</sub> eff. (TR) is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.  $^{\circ}$  C<sub>oss</sub> eff. (ER) is a fixed capacitance that gives the same energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- ®  $R_\theta$  is measured at  $T_J$  approximately 90°C.

2017-08-23






Fig. 1 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig. 2 Typical Output Characteristics




Fig. 4 Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage

2017-08-23






Fig. 7 Typical Source-to-Drain Diode Forward Voltage 200 180 160 140 Drain Current (A) 120 100 80 ک 60 40 20 0 25 50 75 100 125 150 175  $T_C$  , Case Temperature (°C)

Fg 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. Drain Current






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Avalanche Current vs. Pulse width




Fig 15. Maximum Avalanche Energy vs. Temperature

# Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption:
   Purely a thermal phenomenon and failure occurs at a temperature far in excess of Tjmax. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T<sub>jmax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 18a, 18b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- ΔT = Allowable rise in junction temperature, not to exceed T<sub>jmax</sub> (assumed as 25°C in Figure 13, 14).

tav = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$

2017-08-23






Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. dif/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt

6 2017-08-23






Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform



# D<sup>2</sup>Pak (TO-263AB) Package Outline (Dimensions are shown in millimeters (inches))





MA	TF	Ç.	

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

5. DIMENSION 61, 63 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

S		DIMEN	ISIONS	SIONS				
M B	MILLIM	ETERS	INC	INCHES				
O L	MIN.	MAX.	MIN.	MAX.	O T E S			
А	4.06	4.83	.160	.190				
A1	0.00	0.254	.000	.010				
Ь	0.51	0.99	.020	.039				
ь1	0.51	0.89	.020	.035	5			
b2	1.14	1.78	.045	.070				
ь3	1.14	1.73	.045	.068	5			
С	0.38	0.74	.015	.029				
с1	0.38	0.58	.015	.023	5			
c2	1.14	1.65	.045	.065				
D	8.38	9.65	.330	.380	3			
D1	6.86	_	.270	_	4			
E	9.65	10.67	.380	.420	3,4			
E1	6.22	_	.245	_	4			
е	2.54	2.54 BSC		BSC				
Н	14.61	15.88	.575	.625				
L	1.78	2.79	.070	.110				
L1	_	1.68	_	.066	4			
L2	_	1.78	_	.070				
L3	0.25	BSC	.010	BSC				

## LEAD ASSIGNMENTS

#### DIODES

1.— ANODE (TWO DIE) / OPEN (ONE DIE) 2, 4.— CATHODE 3.— ANODE


#### HEXFET

IGBTs, CoPACK

# 1.- GATE 2, 4.- DRAIN 3.- SOURCE

1.- GATE 2, 4.- COLLECTOR 3.- EMITTER


# D<sup>2</sup>Pak (TO-263AB) Part Marking Information




Downloaded from Arrow.com.



# TO-262 Package Outline (Dimensions are shown in millimeters (inches)





- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

- 6. CONTROLLING DIMENSION: INCH.
- 7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(mox.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

#### LEAD ASSIGNMENTS

### IGBTs, CoPACK

1.- GATE
2.- COLLECTOR
3.- EMITTER
4.- COLLECTOR


HEXFET DIODES

1.- ANODE (TWO DIE) / OPEN (ONE DIE) 2, 4.- CATHODE 3.- ANODE

J. –	SOURC
4	DRAIN

S Y M	DIMENSIONS					
B	MILLIMETERS		INC	INCHES		
L	MIN.	MAX.	MIN.	MAX.	N O T E S	
А	4.06	4.83	.160	.190		
A1	2.03	3.02	.080	.119		
b	0.51	0.99	.020	.039		
b1	0.51	0.89	.020	.035	5	
b2	1.14	1.78	.045	.070		
ь3	1.14	1.73	.045	.068	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	_	.270	_	4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	_	.245		4	
е	2.54	BSC	.100	BSC		
L	13.46	14.10	.530	.555		
L1	_	1.65	_	.065	4	
L2	3.56	3.71	.140	.146		


# **TO-262 Part Marking Information**




2017-08-23



# D<sup>2</sup>Pak (TO-263AB) Tape & Reel Information (Dimensions are shown in millimeters (inches))








NOTES:

- 1. COMFORMS TO EIA-418.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3 DIMENSION MEASURED @ HUB.
- INCLUDES FLANGE DISTORTION @ OUTER EDGE.



10



#### **Qualification Information**

		Automotive (per AEC-Q101)					
Qualification	Qualification Level		is part number(s) passed Automotive qualification. Infineon's				
		Industrial and C	onsumer qualification level is granted by extension of the higher				
		Automotive level.					
Moisture Sei	nsitivity Level	D <sup>2</sup> -Pak	MSL1				
	moisture constituting Level						
	Machine Model		Class M4 (+/- 800V) <sup>†</sup>				
		AEC-Q101-002					
FOR	Liver on Dody Model	Class H3A (+/- 6000V) <sup>†</sup>					
ESD	Human Body Model	AEC-Q101-001					
	Ohannad Davidaa Madal		Class C5 (+/- 2000V) <sup>†</sup>				
Charged Device Mode		AEC-Q101-005					
RoHS Compliant			Yes				

<sup>†</sup> Highest passing voltage.

## **Revision History**

Date	Comments		
10/27/2015	Updated datasheet with corporate template		
	Corrected ordering table on page 1.		
8/23/2017	Corrected part marking on pages 8,9		

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

### **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<a href="www.infineon.com">www.infineon.com</a>).

# **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

11 2017-08-23