



#### Figure 1-1. Block Diagram



## 2. Pin Configurations

 Table 2-1.
 Pin Configurations (All Pinouts Top View)

Pin Name	Function
CLK	Clock
IN	Logic Inputs
I/O	Bi-directional Buffers
GND	Ground
VCC	(3 to 5.5V) Supply







Figure 2-2.	DIP/SOIC
-------------	----------

CLK/IN   1 24 VCC IN 2 23 VO IN 3 22 VO IN 4 21 VO IN 5 20 VO IN 6 19 VO IN 7 18 VO IN 7 18 VO IN 9 16 VO IN 9 16 VO IN 10 15 VO IN 11 14 VO GND 12 13 IN				
IN       2       23       I/O         IN       3       22       I/O         IN       4       21       I/O         IN       5       20       I/O         IN       6       19       I/O         IN       7       18       I/O         IN       8       17       I/O         IN       9       16       I/O         IN       10       15       I/O         IN       11       14       I/O		$\bigcirc$		
IN       3       22       I/O         IN       4       21       I/O         IN       5       20       I/O         IN       6       19       I/O         IN       7       18       I/O         IN       8       17       I/O         IN       9       16       I/O         IN       10       15       I/O         IN       11       14       I/O	CLK/IN	1	24	D vcc
IN       4       21       I/O         IN       5       20       I/O         IN       6       19       I/O         IN       7       18       I/O         IN       8       17       I/O         IN       9       16       I/O         IN       10       15       I/O         IN       11       14       I/O	IN 🗆	2	23	□ I/O
IN 5 20 1/0 IN 6 19 1/0 IN 7 18 1/0 IN 8 17 1/0 IN 9 16 1/0 IN 10 15 1/0 IN 11 14 1/0	IN 🗆	3	22	□ I/O
IN 6 19 1/0 IN 7 18 1/0 IN 8 17 1/0 IN 9 16 1/0 IN 10 15 1/0 IN 11 14 1/0	IN 🗆	4	21	□ I/O
IN 7 18 1/0 IN 8 17 1/0 IN 9 16 1/0 IN 10 15 1/0 IN 11 14 1/0	IN 🗆	5	20	□ I/O
IN 8 17 1/0 IN 9 16 1/0 IN 10 15 1/0 IN 11 14 1/0	IN 🗆	6	19	□ I/O
IN 0 9 16 10/0 IN 10 15 10/0 IN 11 14 10/0	IN 🗆	7	18	□ I/O
IN [ 10 15 ] I/O IN [ 11 14 ] I/O	IN 🗆	8	17	□ I/O
IN [ 11 14 ] I/O	IN 🗆	9	16	□ I/O
	IN 🗆	10	15	□ I/O
GND 🗆 12 13 🗆 IN	IN 🗆	11	14	□ I/O
	GND 🗆	12	13	I IN

Note: TSSOP is the smallest package of SPLD offering

#### Figure 2-3. PLCC



Note: For PLCC, pins 1, 8, 15, and 22 can be left unconnected. For superior performance, connect VCC to pin 1 and GND to pins 8, 15, and 22

# <sup>2</sup> Atmel ATF22LV10C(Q)Z

# Atmel ATF22LV10C(Q)Z

## 3. Absolute Maximum Ratings\*

Temperature under Bias40°C to +85°C	*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
Storage Temperature65°C to +150°C	This is a stress rating only and functional operation of the device at these or any other conditions beyond
Voltage on Any Pin with	those indicated in the operational sections of this speci-
Respect to Ground2.0V to +7.0V <sup>(1)</sup>	fication is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device
Voltage on Input Pins	reliability.
with Respect to Ground during Programming2.0V to +14.0V <sup>(1)</sup>	Note: 1. Minimum voltage is -0.6V DC, which may undershoot to - 2.0V for pulses of less than 20ns. Maximum output pin
Programming Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>	voltage is $V_{CC}$ + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20ns.

## 4. DC and AC Operating Conditions

	Commercial	Industrial
Operating Temperature (Ambient)	0·C - 70·C	-40·C - 85·C
V <sub>CC</sub> Power Supply	3.0V - 5.5V	3.0V - 5.5V





### 4.1 DC Characteristics

Symbol	Parameter	Condition <sup>(2)</sup>	Condition <sup>(2)</sup>			Тур	Max	Units
I <sub>IL</sub>	Input or I/O Low Leakage Current	$0 \le V_{IN} \le V_{IL}$ (Max)					-10.0	μA
I <sub>IH</sub>	Input or I/O High Leakage Current	$(V_{CC} - 0.2)V \le V_{IN}$	≤ V <sub>CC</sub>				10.0	μA
			CZ-25 <sup>(3)</sup>	Com.		50.0	85.0	mA
1	Clocked Power	V <sub>CC</sub> = Max	CZ-25 <sup>(3)</sup>	Ind.		55.0	90.0	mA
I <sub>CC</sub>	Supply Current	Outputs Open, f = 15MHz	CQZ-30	Com.		18.0	50.0	mA
			CQZ-30	Ind.		19.0	60.0	mA
			CZ-25 <sup>(3)</sup>	Com.		3.0	25.0	μA
		rrent, V <sub>CC</sub> = Max	CZ-25 <sup>(3)</sup>	Ind.		4.0	50.0	μA
I <sub>SB</sub> Standby	V <sub>IN</sub> = Max Outputs Open	CQZ-30	Com.		3.0	25.0	μA	
			CQZ-30	Ind.		4.0	50.0	μA
I <sub>OS</sub> <sup>(1)</sup>	Output Short Circuit Current	V <sub>OUT</sub> = 0.5V					-130.0	mA
V <sub>IL</sub>	Input Low Voltage				-0.5		0.8	V
V <sub>IH</sub>	Input High Voltage				2.0		V <sub>CC</sub> + 0.75	V
V <sub>OL</sub>	Output Low Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min,$ $I_{OL} = 16mA$					0.5	V
V <sub>OH</sub>	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CCIO} = Min,$ $I_{OH} = -2.0mA$			2.4			V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA			V <sub>CC</sub> - 0.2V			V

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec


2. For DC characterization, the test condition of V<sub>CC</sub> = Max corresponds to 3.6V

3. Shaded devices are becoming obsolete and replaced with CQZ-30 part in green package offering

# Atmel ATF22LV10C(Q)Z

4

### 4.2 AC Waveforms



### 4.3 AC Characteristics<sup>(1)</sup>

		-2	5 <sup>(2)</sup>	-3	30	
Symbol	Parameter	Min	Max	Min	Max	Units
t <sub>PD</sub>	Input or Feedback to Non-registered Output	3.0	25.0	10.0	30.0	ns
t <sub>CF</sub>	Clock to Feedback		13.0	10.0	15.0	ns
t <sub>co</sub>	Clock to Output	2.0	15.0	4.0	20.0	ns
t <sub>S</sub>	Input or Feedback Setup Time	15.0		18.0		ns
t <sub>H</sub>	Input Hold Time	0		0		ns
t <sub>P</sub>	Clock Period	25.0		30.0		ns
t <sub>w</sub>	Clock Width	12.5		15.0		ns
f <sub>MAX</sub>	External Feedback $1/(t_{S} + t_{CO})$ Internal Feedback $1/(t_{S} + t_{CF})$ No Feedback $1/(t_{P})$	33.3 35.7 40.0			25.0 30.0 33.3	MHz MHz MHz
t <sub>EA</sub>	Input to Output Enable	3.0	25.0	10.0	30.0	ns
t <sub>ER</sub>	Input to Output Disable	3.0	25.0	10.0	30.0	ns
t <sub>AP</sub>	Input or I/O to Asynchronous Reset of Register	3.0	25.0	10.0	3.0	ns
t <sub>SP</sub>	Setup Time, Synchronous Preset	15.0		20.0		ns
t <sub>AW</sub>	Asynchronous Reset Width	25.0		30.0		ns
t <sub>AR</sub>	Asynchronous Reset Recovery Time	25.0		30.0		ns
t <sub>SPR</sub>	Synchronous Preset to Clock Recovery Time	15.0		20.0		ns


Note: 1. See ordering information for valid part numbers

2. Shaded products are becoming obsolete






### 4.4 Input Test Waveforms



#### 4.4.1 Input Test Waveforms and Measurement Levels



#### 4.4.2 Output Test Loads



Note: Similar competitors devices are specified with slightly different loads. These load differences may affect output signals' delay and slew rate. Atmel devices are tested with sufficient margins to meet compatible device specification conditions

### 4.5 Pin Capacitance

**Table 4-1.** Pin Capacitance (f = 1MHz, T =  $25 \cdot C^{(1)}$ )

	Тур	Max	Units	Conditions
C <sub>IN</sub>	5	8	pF	V <sub>IN</sub> = 0V
C <sub>I/O</sub>	6	8	pF	V <sub>OUT</sub> = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested

#### 4.6 **Power-up Reset**

The registers in the Atmel<sup>®</sup> ATF22LV10CZ/CQZ are designed to reset during power-up. At a point delayed slightly from  $V_{CC}$  crossing  $V_{RST}$ , all registers will be reset to the low state. The output state will depend on the polarity of the buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how  $V_{CC}$  actually rises in the system, the following conditions are required:

- 1. The  $V_{CC}$  rise must be monotonic and start below 0.7V
- 2. The clock must remain stable during  $T_{PR}$
- 3. After T<sub>PR</sub>, all input and feedback setup times must be met before driving the clock pin high

### 4.7 Preload of Register Outputs

The ATF22LV10CZ/CQZ's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

## 5. Electronic Signature Word

There are 64-bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.

### 6. Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the Atmel<sup>®</sup> ATF22LV10CZ/CQZ fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.

The security fuse should be programmed last, as its effect is immediate.

## 7. Programming/Erasing

Programming/erasing is performed using standard PLD programmers. See CMOS PLD Programming Hardware and Software Support for information on software/ programming.


Parameter	Description	Тур	Мах	Units
T <sub>PR</sub>	Power-up Reset Time	600	1000	ns
V <sub>RST</sub>	Power-up Reset Voltage	2.3	2.7	V

 Table 7-1.
 Programming/Erasing

## 8. Input and I/O Pin Keepers

All ATF22LV10CZ/CQZ family members have internal input and I/O pin-keeper circuits. Therefore, whenever inputs or I/Os are not being driven externally, they will maintain their last driven state. This ensures that all logic array inputs and device outputs are at known states. These are relatively weak active circuits that can be easily overridden by TTL-compatible drivers (see input and I/O diagrams below).


Figure 8-1. Input Diagram











## 9. Functional Logic Diagram Description

The Functional Logic Diagram describes the Atmel<sup>®</sup> ATF22LV10CZ/CQZ architecture.

The ATF22LV10CZ/CQZ has 12 inputs and 10 I/O macrocells. Each macrocell can be configured into one of four output configurations: active high/low or registered/combinatorial. The universal architecture of the ATF22LV10CZ/CQZ can be programmed to emulate most 24-pin PAL devices.

Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF22LV10CZ/CQZ. Eight bytes (64-fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.






Figure 9-1. Functional Logic Diagram Atmel ATF22LV10CZ/CQZ









V<sub>cc</sub> (V) ATMEL ATF22LV10CZ SUPPLY CURRENT VS. INPUT FREQUENCY ( $V_{cc} = 3.3V, T_A = 25^{\circ}C$ ) 60.000 50.000 40.000







ATMEL ATF22LV10CQZ SUPPLY CURRENT VS. INPUT FREQUENCY ( $V_{CC} = 3.3V, T_A = 25^{\circ}C$ ) 25.000 20.000 I<sub>cc</sub> (mA) 15.000 10.000 5.000 0.000 7.5 0.0 0.5 2.5 5.0 10.0 25.0 37.5 50.0

Frequency (MHz)









ATMEL ATF22LV10CZ/CQZ OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE (V<sub>OL</sub> = 0.5V)

ATMEL ATF22LV10CZ/CQZ SOURCE

CURRENT VS. SUPPLY VOLTAGE (VOH = 2.4V)




ATMEL ATF22LV10CZ/CQZ OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE ( $V_{CC} = 3.3V, T_A = 25^{\circ}C$ )




#### Atmel ATF22LV10C(Q)Z 10

loh (mA)












DELTA T<sub>PD</sub> VS.# OF OUTPUT SWITCHING





DELTA  $T_{\text{CO}}$  VS.# OF OUTPUT SWITCHING



## 10. Ordering Information

### 10.1 Standard Package Options<sup>(1)</sup>

t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
			ATF22LV10CZ-25JC ATF22LV10CZ-25PC ATF22LV10CZ-25SC ATF22LV10CZ-25XC	28J 24P3 24S 24X	Commercial (0·C to 70·C)
25	15	15	ATF22LV10CZ-25JI ATF22LV10CZ-25PI ATF22LV10CZ-25SI ATF22LV10CZ-25XI	28J 24P3 24S 24X	Industrial (-40·C to +85·C)
23	15	15	ATF22LV10CQZ-30JC ATF22LV10CQZ-30PC ATF22LV10CQZ-30SC ATF22LV10CQZ-30XC	28J 24P3 24S 24X	Commercial (0·C to 70·C)
			ATF22LV10CQZ-30JI ATF22LV10CQZ-30PI ATF22LV10CQZ-30SI ATF22LV10CQZ-30XI	28J 24P3 24S 24X	Industrial (-40·C to +85·C)

Notes: 1. Shaded devices are becoming obsolete and replaced with CQZ-30 parts in green product/package options listed below.

### 10.2 Atmel ATF22LV10CQZ Green Package Options (Pb/Halide-free/RoHS Compliant)

t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operating Range
30	15	15	ATF22LV10CQZ-30JU ATF22LV10CQZ-30PU ATF22LV10CQZ-30SU ATF22LV10CQZ-30XU	28J 24P3 24S 24X	Industrial (-40·C to +85·C)

### 10.3 Using "C" Product for Industrial

To use commercial product for industrial temperature ranges, simply de-rate  $I_{CC}$  by 15% on the "C" device. No speed de-rating is necessary.


	Package Type		
28J	28-lead, Plastic J-leaded Chip Carrier (PLCC)		
24P3	24-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)		
24S	24-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)		
24X	24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)		






## 11. Packaging Information

### 11.1 28J - PLCC



# Atmel ATF22LV10C(Q)Z

## 11.2 24P3 – PDIP







0779M-PLD-7/10



### 11.3 24S - SOIC



### 11.4 24X – TSSOP







## 12. Revision History

Doc. Rev.	Date	Comments
М	07/2010	Atmel ATF22LV10CZ-25JC/JI, PC/PI, SC/SI, XC/XJ leaded parts will become obsolete. 06/2014 The ATF22LV10CZ is obsolete. Replaced by ATF22LV10CZ.
L	11/2005	Added Green Package options



#### Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1)(408) 441-0311 Fax: (+1)(408) 487-2600 www.atmel.com

#### International

Atmel Asia Limited Unit 01-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN Tel: (+81) 3-3523-3551 Fax: (+81) 3-3523-7581

#### **Product Contacts**

Technical Support pld@atmel.com

Sales Contact www.atmel.com/contacts Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

#### © 2010 Atmel Corporation. All rights reserved.

Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup> and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.