


Typical Applications Circuit

AP2191 Enable Active High




Available Options

Part Number	Channel	Enable Pin (EN)	Current Limit (typ)	Recommended Maximum Continuous Load Current
AP2181	1	Active Low	2.1A	1.5A
AP2191	1	Active High	2.1A	1.5A

Pin Descriptions

Pin Name	Pin Number				Function
	SO-8	MSOP-8EP	SOT25	U-DFN2018-6	
GND	1	1	2	1	Ground
IN	2, 3	2, 3	5	2	Voltage input pin (all IN pins must be tied together externally)
EN	4	4	4	3	Enable input, active low (AP2181) or active high (AP2191)
FLG	5	5	3	4	Over-current and over-temperature fault report. Open-drain flag is active low when triggered
OUT	6, 7	6, 7	1	5, 6	Voltage output pin (all OUT pins must be tied together externally)
NC	8	8	N/A	N/A	No internal connection. Recommend tie to OUT pins
Exposed tab	-	Exposed tab	-	Exposed tab	Exposed pad. It should be connected to GND and thermal mass for enhanced thermal impedance. It should not be used as electrical ground conduction path.

Functional Block Diagram



Absolute Maximum Ratings (@T_A = +25 °C, unless otherwise specified.)

Symbol	Parameter	Ratings	Units
ESD HBM	Human Body Model ESD Protection	4	kV
ESD MM	Machine Model ESD Protection for MSOP-8EP, SOT25 Packages	400	V
	Machine Model ESD Protection for U-DFN2018-6, SO-8 Packages	300	V
V _{IN}	Input Voltage	6.5	V
V _{OUT}	Output Voltage	V _{IN} + 0.3	V
V _{EN} , V _{FLG}	Enable Voltage	6.5	V
I _{LOAD}	Maximum Continuous Load Current	Internal Limited	A
T _{J(MAX)}	Maximum Junction Temperature	+150	°C
T _{ST}	Storage Temperature Range (Note 4)	-65 to +150	°C

Caution: Stresses greater than the 'Absolute Maximum Ratings' specified above, may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time. Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

Note: 4. UL Recognized Rating from -30 °C to +70 °C (Diodes qualified T_{ST} from -65 °C to +150 °C).

Recommended Operating Conditions (@T_A = +25 °C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Units
V _{IN}	Input Voltage	2.7	5.5	V
I _{OUT}	Output Current	0	1.5	A
T _A	Operating Ambient Temperature	-40	+85	°C
V _{IH}	High-Level Input Voltage on EN or $\overline{\text{EN}}$	2.0	V _{IN}	V
V _{IL}	Low-Level Input Voltage on EN or $\overline{\text{EN}}$	0	0.8	V

Electrical Characteristics (@T_A = +25°C, V_{IN} = +5V, unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{UVLO}	Input UVLO	R _{LOAD} = 1kΩ	1.6	1.9	2.5	V
I _{SHDN}	Input Shutdown Current	Disabled, I _{OUT} = 0	—	0.5	1	μA
I _Q	Input Quiescent Current	Enabled, I _{OUT} = 0	—	45	70	μA
I _{LEAK}	Input Leakage Current	Disabled, OUT grounded	—	—	1	μA
I _{REV}	Reverse Leakage Current	Disabled, V _{IN} = 0V, V _{OUT} = 5V, I _{REV} at V _{IN}	—	1	—	μA
R _{DS(ON)}	Switch On-Resistance	V _{IN} = 5V, I _{OUT} = 1.5A, T _A = +25°C, SOT25, MSOP-8EP, SO-8	—	95	115	mΩ
		U-DFN2018-6	—	90	110	
		-40°C ≤ T _A ≤ +85°C	—	—	140	
		V _{IN} = 3.3V, I _{OUT} = 1.5A, T _A = +25°C	—	120	140	
		-40°C ≤ T _A ≤ +85°C	—	—	170	
I _{SHORT}	Short-Circuit Current Limit	Enabled into short circuit, C _L = 100μF	—	2.0	—	A
I _{LIMIT}	Over-Load Current Limit	V _{IN} = 5V, V _{OUT} = 4.5V, C _L = 120μF, -40°C ≤ T _A ≤ +85°C	1.6	2.1	2.6	A
I _{trig}	Current Limiting Trigger Threshold	Output Current Slew Rate (<100A/s), C _L = 100μF	—	2.6	—	A
V _{IL}	EN Input Logic Low Voltage	V _{IN} = 2.7V to 5.5V	—	—	0.8	V
V _{IH}	EN Input Logic High Voltage	V _{IN} = 2.7V to 5.5V	2	—	—	V
I _{SINK}	EN Input Leakage	V _{EN} = 5V	—	—	1	μA
T _{D(ON)}	Output Turn-On Delay Time	C _L = 1μF, R _{LOAD} = 10Ω	—	0.05	—	ms
T _R	Output Turn-On Rise Time	C _L = 1μF, R _{LOAD} = 10Ω	—	0.6	1.5	ms
T _{D(OFF)}	Output Turn-Off Delay Time	C _L = 1μF, R _{LOAD} = 10Ω	—	0.01	—	ms
T _F	Output Turn-Off Fall Time	C _L = 1μF, R _{LOAD} = 10Ω	—	0.05	0.1	ms
R _{FLG}	FLG Output FET On-Resistance	I _{FLG} = 10mA, C _L = 100μF	—	20	40	Ω
T _{Blank}	FLG Blanking Time	C _{IN} = 10μF, C _L = 100μF	4	7	15	ms
T _{SHDN}	Thermal Shutdown Threshold	Enabled, R _{LOAD} = 1kΩ	—	+140	—	°C
T _{HYS}	Thermal Shutdown Hysteresis	—	—	+25	—	°C
θ _{JA}	Thermal Resistance Junction-to-Ambient	SO-8 (Note 5)	—	110	—	°C/W
		MSOP-8EP (Note 6)	—	60	—	°C/W
		SOT25 (Note 7)	—	157	—	°C/W
		U-DFN2018-6 (Note 8)	—	70	—	°C/W

- Notes:
5. Test condition for SO-8: Device mounted on FR-4, 2oz copper, with minimum recommended pad layout.
 6. Test condition for MSOP-8EP: Device mounted on 2" x 2" FR-4 substrate PC board, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.
 7. Test condition for SOT25: Device mounted on FR-4, 2oz copper, with minimum recommended pad layout.
 8. Test condition for U-DFN2018-6: Device mounted on FR-4 2-layer board, 2oz copper, with minimum recommended pad on top layer and 3 vias to bottom layer 1.0"x1.4" ground plane.

Typical Performance Characteristics






Figure 1 Voltage Waveforms: AP2181 (left), AP2191 (right)

All Enable Plots are for AP2191 Active High




Typical Performance Characteristics (continued)


**Short Circuit Current,
Device Enabled Into Short**




Inrush Current




0.6 Ω Load Connected to Enabled Device




Short Circuit with Blanking Time and Recovery



Power On




UVLO Increasing




Typical Performance Characteristics (cont.)


UVLO Decreasing




Current Limit Response vs Peak Current




Turn-On Time vs Input Voltage




Turn-Off Time vs Input Voltage









Rise Time vs Input Voltage



Fall Time vs Input Voltage



Typical Performance Characteristics (cont.)



Application Information

Power Supply Considerations

A 0.01-μF to 0.1-μF X7R or X5R ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the input (10-μF minimum) and output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01-μF to 0.1-μF ceramic capacitor improves the immunity of the device to short-circuit transients.

Over-Current and Short Circuit Protection

An internal sensing FET is employed to check for over-current conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault stays long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted to GND before the device is enabled or before VIN has been applied. The AP2181/AP2191 senses the short circuit and immediately clamps output current to a certain safe level namely I_{LIMIT} .

In the second condition, an output short or an overload occurs while the device is enabled. At the instance the overload occurs, higher current may flow for a very short period of time before the current limit function can react. After the current limit function has tripped (reached the over-current trip threshold), the device switches into current limiting mode and the current is clamped at I_{LIMIT} .

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold (I_{TRIP}) is reached or until the thermal limit of the device is exceeded. The AP2181/AP2191 is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its current limiting mode and is set at I_{LIMIT} .

Note that when the output has been shorted to GND at extremely low temperature (< -30°C), a minimum 120-μF electrolytic capacitor on the output pin is recommended. A correct capacitor type with capacitor voltage rating and temperature characteristics must be properly chosen so that capacitance value does not drop too low at the extremely low temperature operation. A recommended capacitor should have temperature characteristics of less than 10% variation of capacitance change when operated at extremely low temp. Our recommended aluminum electrolytic capacitor type is Panasonic FC series.

FLG Response

When an over-current or over-temperature shutdown condition is encountered, the FLG open-drain output goes active low after a nominal 7-ms deglitch timeout. The FLG output remains low until both over-current and over-temperature conditions are removed. Connecting a heavy capacitive load to the output of the device can cause a momentary over-current condition, which does not trigger the FLG due to the 7-ms deglitch timeout. The AP2181/AP2191 is designed to eliminate false over-current reporting without the need of external components to remove unwanted pulses.

Power Dissipation and Junction Temperature

The low on-resistance of the internal MOSFET allows the small surface-mount packages to pass large current. Using the maximum operating ambient temperature (T_A) and $R_{DS(ON)}$, the power dissipation can be calculated by:

$$P_D = R_{DS(ON)} \times I^2$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

T_A = Ambient temperature °C

$R_{\theta JA}$ = Thermal resistance

P_D = Total power dissipation

Thermal Protection

Thermal protection prevents the IC from damage when heavy-overload or short-circuit faults are present for extended periods of time. The AP2181/AP2191 implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. Once the die temperature rises to approximately 140°C due to excessive power dissipation in an over-current or short-circuit condition the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit allowing the device to cool down approximately 25°C before the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The FLG open-drain output is asserted when an over-temperature shutdown or over-current occurs with 7-ms deglitch.

Application Information (continued)

Under-Voltage Lockout (UVLO)

The under-voltage lockout function (UVLO) keeps the internal power switch from being turned on until the power supply has reached at least 1.9V, even if the switch is enabled. Whenever the input voltage falls below approximately 1.9V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed.

Host/Self-Powered HUBs

Hosts and self-powered hubs (SPH) have a local power supply that powers the embedded functions and the downstream ports (see Figure 2). This power supply must provide from 5.25V to 4.75V to the board side of the downstream connection under both full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report over-current conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.




Figure 2 Typical One-Port USB Host / Self-Powered Hub

Generic Hot-Plug Applications


In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the AP2181/AP2191, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the AP2181/AP2191 also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion.

By placing the AP2181/AP2191 between the VCC input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge current and provides a hot-plugging mechanism for any device.

Dual-Purpose Port Applications

AP2181/AP2191 is not recommended for use in dual-purpose port applications in which a single port is used for data communication between the host and peripheral devices while simultaneously maintaining a charge to the battery of the peripheral device. An example of a non-recommended application is a shared HDMI/MHL (Mobile High-definition Link) port that allows streaming video between an HDTV or set-top box and a smartphone or tablet while maintaining a charge to the smartphone or tablet battery. If a voltage is maintained across the output of the AP2181/AP2191 when the output is disabled and the Vin of the device is subsequently ramped up, an overstress condition to the AP2181/AP2191 may result.


Ordering Information




Part Number	Package Code	Packaging	7"/13" Tape and Reel	
			Quantity	Part Number Suffix
AP21X1WG-7	W	SOT25	3,000/Tape & Reel	-7
AP21X1SG-13	S	SO-8	2,500/Tape & Reel	-13
AP21X1MPG-13	MP	MSOP-8EP	2,500/Tape & Reel	-13
AP21X1FMG-7	FM	U-DFN2018-6	3,000/Tape & Reel	-7

Marking Information

(1) SO-8




(2) MSOP-8EP




Marking Information (continued)

(3) SOT25



Device	Package type	Identification Code
AP2181W	SOT25	HX
AP2191W	SOT25	HY

(4) U-DFN2018-6




Device	Package type	Identification Code
AP2181FM	U-DFN2018-6	HX
AP2191FM	U-DFN2018-6	HY

Package Outline Dimensions (All dimensions in mm.)


Please see AP02002 at <http://www.diodes.com/datasheets/ap02002.pdf> for the latest version.

(1) Package Type: SO-8



SO-8		
Dim	Min	Max
A	-	1.75
A1	0.10	0.20
A2	1.30	1.50
A3	0.15	0.25
b	0.3	0.5
D	4.85	4.95
E	5.90	6.10
E1	3.85	3.95
e	1.27	Typ
h	-	0.35
L	0.62	0.82
θ	0°	8°
All Dimensions in mm		

(2) Package Type: MSOP-8EP




MSOP-8EP			
Dim	Min	Max	Typ
A	-	1.10	-
A1	0.05	0.15	0.10
A2	0.75	0.95	0.86
A3	0.29	0.49	0.39
b	0.22	0.38	0.30
c	0.08	0.23	0.15
D	2.90	3.10	3.00
D1	1.60	2.00	1.80
E	4.70	5.10	4.90
E1	2.90	3.10	3.00
E2	1.30	1.70	1.50
E3	2.85	3.05	2.95
e	-	-	0.65
L	0.40	0.80	0.60
a	0°	8°	4°
x	-	-	0.750
y	-	-	0.750
All Dimensions in mm			

Package Outline Dimensions (All dimensions in mm.)


Please see AP02002 at <http://www.diodes.com/datasheets/ap02002.pdf> for the latest version.

(3) Package Type: SOT25



SOT25			
Dim	Min	Max	Typ
A	0.35	0.50	0.38
B	1.50	1.70	1.60
C	2.70	3.00	2.80
D	—	—	0.95
H	2.90	3.10	3.00
J	0.013	0.10	0.05
K	1.00	1.30	1.10
L	0.35	0.55	0.40
M	0.10	0.20	0.15
N	0.70	0.80	0.75
α	0°	8°	—
All Dimensions in mm			

(4) Package Type: U-DFN2018-6




U-DFN2018-6			
Dim	Min	Max	Typ
A	0.545	0.605	0.575
A1	0	0.05	0.02
A3	—	—	0.13
b	0.15	0.25	0.20
D	1.750	1.875	1.80
D2	1.30	1.50	1.40
e	—	—	0.50
E	1.95	2.075	2.00
E2	0.90	1.10	1.00
L	0.20	0.30	0.25
z	—	—	0.30
All Dimensions in mm			

Suggested Pad Layout


Please see AP02001 at <http://www.diodes.com/datasheets/ap02001.pdf> for the latest version.

(1) Package Type: SO-8




Dimensions	Value (in mm)
X	0.60
Y	1.55
C1	5.4
C2	1.27

(2) Package Type: MSOP-8EP



Dimensions	Value (in mm)
C	0.650
G	0.450
X	0.450
X1	2.000
Y	1.350
Y1	1.700
Y2	5.300

(3) Package Type: SOT25




Dimensions	Value (in mm)
Z	3.20
G	1.60
X	0.55
Y	0.80
C1	2.40
C2	0.95

Suggested Pad Layout (continued)

Please see AP02001 at <http://www.diodes.com/datasheets/ap02001.pdf> for the latest version.



(4) Package Type: U-DFN2018-6



Dimensions	Value (in mm)
C	0.50
G	0.20
X	0.25
X1	1.60
Y	0.35
Y1	1.20

Taping Orientation

For U-DFN2018-6



Notes: 9. The taping orientation of the other package type can be found on our website at <http://www.diodes.com/datasheets/ap02007.pdf>.

IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2015, Diodes Incorporated

www.diodes.com