


## Ordering Information

| Part Number  | Ambient Temperature Range | Package | Environmental |
|--------------|---------------------------|---------|---------------|
| AOZ8300CI-05 | -40 °C to +85 °C          | SOT23-6 | Green Product |



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit [www.aosmd.com/media/AOSGreenPolicy.pdf](http://www.aosmd.com/media/AOSGreenPolicy.pdf) for additional information.

## Pin Configuration



## Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

| Parameter   | Rating            |
|---|-------------------|
| Peak Pulse Current ( $I_{PP}$ ), $t_P = 8/20 \mu s$ | 20 A              |
| Peak Power Dissipation (8 x 20 $\mu s$ @ 25 °C)     | 450 W             |
| Storage Temperature ( $T_S$ )                       | -65 °C to +150 °C |
| ESD Rating per IEC61000-4-2, Contact <sup>(1)</sup> | ±30 kV            |
| ESD Rating per IEC61000-4-2, Air <sup>(1)</sup>     | ±30 kV            |
| ESD Rating per Human Body Model <sup>(2)</sup>      | ±30 kV            |

### Notes:

- IEC 61000-4-2 discharge with  $C_{Discharge} = 150 \text{ pF}$ ,  $R_{Discharge} = 330 \Omega$ .
- Human Body Discharge per MIL-STD-883, Method 3015  $C_{Discharge} = 100 \text{ pF}$ ,  $R_{Discharge} = 1.5 \text{ k}\Omega$ .

## Maximum Operating Ratings

| Parameter                      | Rating            |
|--------------------------------|-------------------|
| Junction Temperature ( $T_J$ ) | -40 °C to +125 °C |

## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise specified.


| Symbol       | Parameter                          | Conditions   | Min. | Typ. | Max. | Units         |
|--------------|------------------------------------|--|------|------|------|---------------|
| $V_{RWM}$    | Reverse Working Voltage            | Between I/O and VIN <sup>(4)</sup>   |      |      | 2.5  | V             |
| $V_{BR}$     | Reverse Breakdown Voltage          | $I_T = 100\ \mu\text{A}$ , between I/O and VIN <sup>(5)</sup>                              | 2.8  |      |      | V             |
| $I_R$        | Reverse Leakage Current            | $V_{RWM} = 2.5\ \text{V}$ , between I/O and VIN  |      |      | 0.1  | $\mu\text{A}$ |
| $V_F$        | Diode Forward Voltage              | $I_F = 15\ \text{mA}$  | 0.70 | 0.85 | 1    | V             |
| $V_{CL}$     | Channel Clamp Voltage              | $I_{PP} = 5\ \text{A}$ , $t_p = 100\ \text{ns}$ , any I/O pin to Ground <sup>(3)(6)</sup>  |      |      | 3.5  | V             |
|              | Positive Transients                |  |      |      | -3.5 | V             |
|              | Negative Transient                 | $I_{PP} = 10\ \text{A}$ , $t_p = 100\ \text{ns}$ , any I/O pin to Ground <sup>(3)(6)</sup> |      |      | 4.5  | V             |
|              | Channel Clamp Voltage              |  |      |      | -5   | V             |
|              | Positive Transients                | $I_{PP} = 30\ \text{A}$ , $t_p = 100\ \text{ns}$ , any I/O pin to Ground <sup>(3)(6)</sup> |      |      | 9    | V             |
|              | Negative Transient                 |  |      |      | -12  | V             |
| $C_j$        | Junction Capacitance               | $V_R = 0\ \text{V}$ , $f = 1\ \text{MHz}$ , any I/O pin to Ground                          |      | 2.5  | 3.5  | pF            |
| $\Delta C_j$ | Channel Input Capacitance Matching | $V_R = 0\ \text{V}$ , $f = 1\ \text{MHz}$ , between I/O pins <sup>(3)</sup>                |      |      | 0.2  | pF            |

### Notes:

- These specifications are guaranteed by design.
- The working peak reverse voltage,  $V_{RWM}$ , should be equal to or greater than the DC or continuous peak operating voltage level.
- $V_{BR}$  is measured at the pulse test current  $I_T$ .
- Measurements performed using a 100 ns Transmission Line Pulse (TLP) system.


## Typical Performance Characteristics

**TLP Current vs. Clamping Voltage**



**Forward Current vs. Forward Voltage**

(tperiod = 100ns, tr = 1ns)



## Application Information

The AOZ8300 TVS is design to protect up to four data lines from damaging transient over-voltage by clamping the voltage to a reference. When the transient on a protected data line exceeds the reference voltage, the steering diode is forward bias thereby conducting the harmful ESD transient away from the sensitive circuitry under protection.

### PCB Layout Guidelines

Printed circuit board layout is key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the most important design consideration. The AOZ8300 devices should be located as close as possible to the noise source. AOZ8300 devices should be used on all data and power lines that enter or exit the PCB at the I/O connector. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Placing the AOZ8300 devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse is coupled into adjacent PCB traces. In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will be dissipated by the AOZ8300 device. Long signal traces will act as antennas and receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced.


Minimize interconnecting line lengths by placing devices with the most interconnects as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground may cause ground bounce. The clamping performance of the TVS diodes on a single ground PCB can be improved by minimizing the impedance with relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS's clamping voltage.

The inductance of the PCB can be reduced by using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design. The AOZ8300 ultra-low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient current away from the sensitive circuitry.


Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

1. Place the TVS near the IO terminals or connectors to restrict transient coupling.
2. Fill unused portions of the PCB with ground plane.
3. Minimize the path length between the TVS and the protected line.
4. Minimize all conductive loops including power and ground loops.
5. The ESD transient return path to ground should be kept as short as possible.
6. Never run critical signals near board edges.
7. Use ground planes whenever possible.
8. Avoid running critical signal traces (clocks, resets, etc.) near PCB edges.
9. Separate chassis ground traces from components and signal traces by at least 4mm.
10. Keep the chassis ground trace length-to-width ratio < 5:1 to minimize inductance.
11. Protect all external connections with TVS diodes.

## Package Dimensions, SOT23, 6L



### RECOMMENDED LAND PATTERN



### Dimensions in millimeters

| Symbols | Min.     | Nom. | Max. |
|---------|----------|------|------|
| A       | 0.90     | —    | 1.25 |
| A1      | 0.00     | —    | 0.15 |
| A2      | 0.70     | 1.10 | 1.20 |
| b       | 0.30     | 0.40 | 0.50 |
| C       | 0.08     | 0.13 | 0.20 |
| D       | 2.70     | 2.90 | 3.10 |
| E       | 2.50     | 2.80 | 3.10 |
| E1      | 1.50     | 1.60 | 1.70 |
| e       | 0.95 BSC |      |      |
| e1      | 1.90 BSC |      |      |
| L       | 0.30     | —    | 0.60 |
| θ       | 0°       | —    | 8°   |


### Dimensions in inches

| Symbols | Min.      | Nom.  | Max.  |
|---------|-----------|-------|-------|
| A       | 0.035     | —     | 0.049 |
| A1      | 0.000     | —     | 0.006 |
| A2      | 0.028     | 0.043 | 0.047 |
| b       | 0.012     | 0.016 | 0.020 |
| C       | 0.003     | 0.005 | 0.008 |
| D       | 0.106     | 0.114 | 0.122 |
| E       | 0.098     | 0.110 | 0.122 |
| E1      | 0.059     | 0.063 | 0.067 |
| e       | 0.037 BSC |       |       |
| e1      | 0.075 BSC |       |       |
| L       | 0.012     | —     | 0.024 |
| θ       | 0°        | —     | 8°    |

### Notes:


- Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils each.
- Dimension "L" is measured in gauge plane.
- Tolerance 0.100mm (4 mil) unless otherwise specified.
- Followed from JEDEC MO-178C & MC-193C.
- Controlling dimension is millimeter. Converted inch dimensions are not necessarily exact.

## Tape and Reel Dimensions, SOT23, 6L




| Package | A0            | B0            | K0            | D0            | D1                 | E             | E1            | E2            | P0            | P1            | P2            | T             |
|---------|---------------|---------------|---------------|---------------|--------------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| SOT-23  | 3.15<br>±0.10 | 3.20<br>±0.10 | 1.40<br>±0.10 | 1.50<br>±0.05 | 1.00<br>±0.10/-0.0 | 8.00<br>±0.30 | 1.75<br>±0.10 | 3.50<br>±0.05 | 4.00<br>±0.10 | 4.00<br>±0.10 | 2.00<br>±0.05 | 0.23<br>±0.03 |

## Reel




| Tape Size | Reel Size | M               | N              | W1                  | H                       | S            | K             | R     | J                   |
|-----------|-----------|-----------------|----------------|---------------------|-------------------------|--------------|---------------|-------|---------------------|
| 8 mm      | ø177.80   | ø177.80<br>MAX. | ø55.00<br>MIN. | 8.40<br>+1.50/-0.00 | ø13.00<br>+0.50 / -0.20 | 1.50<br>MIN. | 10.10<br>MIN. | 12.70 | 4.00<br>+0.10/-0.10 |

## Leader/Trailer and Orientation



## Part Marking



## LEGAL DISCLAIMER

Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or completeness of the information provided herein and takes no liabilities for the consequences of use of such information or any product described herein. Alpha and Omega Semiconductor reserves the right to make changes to such information at any time without further notice. This document does not constitute the grant of any intellectual property rights or representation of non-infringement of any third party's intellectual property rights.

## LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.