# **TABLE OF CONTENTS**

Features 1
Applications1
Functional Block Diagrams1
General Description 1
Revision History
Specifications
Absolute Maximum Ratings 4
ESD Caution
Pin Configuration and Function Descriptions5
Typical Performance Characteristics
Circuit Information9
Timing Characteristics and Truth Tables9

#### **REVISION HISTORY**

#### 5/14—Rev. A to Rev. B

Removed ADM1088	Throughout
Changes to Capacitor-Adjustable Delay Circuit	9
Removed Figure 26; Renumbered Sequentially	
Changes to Ordering Guide	
4/06—Rev. 0 to Rev. A	
Added Lead-Free Models	Universal
Update Outline Dimensions	
Changes to Ordering Guide	

7/04—Revision 0: Initial Version

Capacitor-Adjustable Delay Circuit9
Open-Drain and Push-Pull Outputs 10
Application Information11
Sequencing Circuits 11
Dual LOFO Sequencing13
Simultaneous Enabling13
Power Good Signal Delays13
Quad-Supply Power Good Indicator
Sequencing with FET Switches14
Outline Dimensions
Ordering Guide15

## **SPECIFICATIONS**

 $V_{CC}$  = full operating range,  $T_A$  = -40°C to +125°C, unless otherwise noted.

#### Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY					
Vcc Operating Voltage Range	2.25		3.6	V	
V <sub>IN</sub> Operating Voltage Range	0		22	V	
Supply Current		10	15	μA	
VIN Rising Threshold, VTH_RISING	0.56	0.6	0.64	V	$V_{CC} = 3.3 V$
VIN Falling Threshold, VTH_FALLING	0.545	0.585	0.625	V	$V_{CC} = 3.3 V$
V <sub>IN</sub> Hysteresis		15		mV	
V <sub>IN</sub> to ENOUT/ENOUT Delay					
V <sub>IN</sub> Rising		35		μs	CEXT floating, C = 20 pF
		2		ms	CEXT = 470 pF
V <sub>IN</sub> Falling		20		μs	$V_{IN} = V_{TH_{FALLING}}$ to ( $V_{TH_{FALLING}} - 100 \text{ mV}$ )
V <sub>IN</sub> Leakage Current		170		μA	$V_{IN} = 22 V$
CEXT Charge Current	125	250	375	nA	
Threshold Temperature Coefficient		30		ppm/°C	
ENIN/ENIN to ENOUT/ENOUT		0.5		μs	$V_{IN} > V_{TH_{RISING}}$
Propagation Delay					
ENIN/ENIN Voltage Low			$0.3V_{\text{CC}}-0.2$	V	
ENIN/ENIN Voltage High	$0.3 V_{CC} + 0.2$			V	
ENIN/ENIN Leakage Current		170		μA	$ENIN/\overline{ENIN} = 22 V$
ENOUT/ENOUT Voltage Low			0.4	v	VIN < VTH_FALLING (ENOUT),
<u> </u>					$V_{IN} > V_{TH_{RISING}}$ (ENOUT),
					I <sub>SINK</sub> = 1.2 mA
ENOUT/ENOUT Voltage High	0.8 V <sub>CC</sub>			V	$V_{IN} > V_{TH_{RISING}}$ (ENOUT),
(ADM1086)					VIN < VTH_FALLING (ENOUT),
					$I_{\text{SOURCE}} = 500 \mu\text{A}$
ENOUT/ENOUT Open-Drain Output			0.4	μΑ	ENOUT/ENOUT = 22 V
Leakage Current (ADM1085/ADM1087)					

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 3.

Parameter	Rating
Vcc	–0.3 V to +6 V
V <sub>IN</sub>	–0.3 V to +25 V
CEXT	–0.3 V to +6 V
ENIN, ENIN	–0.3 V to +25 V
ENOUT, ENOUT (ADM1085, ADM1087)	–0.3 V to +25 V
ENOUT, ENOUT (ADM1086)	–0.3 V to +6 V
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C
θ <sub>JA</sub> Thermal Impedance, SC70	146°C/W
Lead Temperature	
Soldering (10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




#### **Table 4. Pin Function Descriptions**


Pin No.	Mnemonic	Description
1	ENIN, ENIN	Enable Input. Controls the status of the enable output. Active high for ADM1085/ADM1086. Active low for ADM1087.
2	GND	Ground.
3	Vin	Input for the Monitored Voltage Signal. Can be biased via a voltage divider resistor network to customize the effective input threshold. Can precisely monitor an analog power supply output signal and detect when it has powered up. The voltage applied at this pin is compared with a 0.6 V on-chip reference. With this reference, digital signals with various logic level thresholds can also be detected.
4	ENOUT, ENOUT	Enable Output. Asserted when the voltage at V <sub>IN</sub> is above V <sub>TH_RISING</sub> and the time delay has elapsed, provided that the enable input is asserted. Active high for the ADM1085/ADM1086. Active low for the ADM1087.
5	CEXT	External Capacitor Pin. The capacitance on this pin determines the time delay on the enable output. The delay is seen only when the voltage at V <sub>IN</sub> rises past V <sub>TH_RISING</sub> , and not when it falls below V <sub>TH_FALLING</sub> .
6	Vcc	Power Supply.

## **TYPICAL PERFORMANCE CHARACTERISTICS**







## **Data Sheet**












Figure 11. Output Fall Time vs. Supply Voltage

# ADM1085/ADM1086/ADM1087





Figure 12. ENIN/ENIN Leakage Current vs. ENIN/ENIN Voltage









Figure 14. CEXT Capacitance vs. Timeout Delay






Figure 17. Maximum V<sub>IN</sub> Transient Duration vs. Comparator Overdrive

#### **CIRCUIT INFORMATION** TIMING CHARACTERISTICS AND TRUTH TABLES


The enable outputs of the ADM1085/ADM1086/ADM1087 are related to the  $V_{IN}$  and enable inputs by a simple AND function. The enable output is asserted only if the enable input is asserted and the voltage at  $V_{IN}$  is above  $V_{TH\_RISING}$ , with the time delay elapsed. Table 5 and Table 6 show the enable output logic states for different  $V_{IN}$ /enable input combinations when the capacitor delay has elapsed. The timing diagrams in Figure 18 and Figure 19 give a graphical representation of how the ADM1085/ADM1086/ADM1087 enable outputs respond to  $V_{IN}$  and enable input signals.

Table 5. ADM1085/ADM1086 Truth Table


VIN	ENIN	ENOUT	
<v<sub>TH_FALLING</v<sub>	0	0	
<vth_falling< td=""><td>1</td><td>0</td><td></td></vth_falling<>	1	0	
>V <sub>TH_RISING</sub>	0	0	
>V <sub>TH_RISING</sub>	1	1	

#### Table 6. ADM1087 Truth Table

V <sub>IN</sub>	ENIN	ENOUT	
<vth_falling< td=""><td>1</td><td>1</td><td></td></vth_falling<>	1	1	
<vth_falling< td=""><td>0</td><td>1</td><td></td></vth_falling<>	0	1	
>V <sub>TH_RISING</sub>	1	1	
>Vth_rising	0	0	








When  $V_{IN}$  reaches the upper threshold voltage ( $V_{TH\_RISING}$ ), an internal circuit generates a delay ( $t_{EN}$ ) before the enable output is asserted. If  $V_{IN}$  drops below the lower threshold voltage ( $V_{TH\_FALLING}$ ), the enable output is deasserted immediately.

Similarly, if the enable input is disabled while  $V_{IN}$  is above the threshold, the enable output deasserts immediately. Unlike  $V_{IN}$ , a low-to-high transition on ENIN (or high-to-low on  $\overline{\text{ENIN}}$ ) does not yield a time delay on ENOUT ( $\overline{\text{ENOUT}}$ ).

#### **CAPACITOR-ADJUSTABLE DELAY CIRCUIT**

Figure 20 shows the internal circuitry used to generate the time delay on the enable output. A 250 nA current source charges a small internal parasitic capacitance ( $C_{\rm INT}$ ). When the capacitor voltage reaches 1.2 V, the enable output is asserted. The time taken for the capacitor to reach 1.2 V, in addition to the propagation delay of the comparator, constitutes the enable timeout, which is typically 35  $\mu$ s.

To minimize the delay between  $V_{IN}$  falling below  $V_{TH\_FALLING}$ and the enable output deasserting, an NMOS transistor is connected in parallel with  $C_{INT}$ . The output of the voltage detector is connected to the gate of this transistor so that, when  $V_{IN}$  falls below  $V_{TH\_FALLING}$ , the transistor switches on and  $C_{INT}$ discharges quickly.



rigure 20. Cupacitor Aujustable Delay Circuit


Connecting an external capacitor to the CEXT pin delays the rise time—and therefore the enable timeout—further. The relationship between the value of the external capacitor and the resulting timeout is characterized by the following equation:

 $t_{EN} = (C \times 4.8 \times 10^6) + 35 \,\mu s$ 

where: C is expressed in farads (F), and  $t_{EN}$  is expressed in seconds (sec).

#### **OPEN-DRAIN AND PUSH-PULL OUTPUTS**

The ADM1085 and ADM1087 have open-drain output stages that require an external pull-up resistor to provide a logic high voltage level. The geometry of the NMOS transistor enables the output to be pulled up to voltage levels as high as 22 V.



The ADM1086 has a push-pull (CMOS) output stage that requires no external components to drive other logic circuits. An internal PMOS pull-up transistor provides the logic high voltage level.






Figure 22. Push-Pull Output Stage

# APPLICATION INFORMATION SEQUENCING CIRCUITS

The ADM1085/ADM1086/ADM1087 are compatible with voltage regulators and dc-to-dc converters that have active high or active low enable or shutdown inputs, with a choice of opendrain or push-pull output stages. Figure 23 to Figure 25 illustrate how each of the ADM1085/ADM1086/ADM1087 simple sequencers can be used in multiple-supply systems, depending on which regulators are used and which output stage is preferred. In Figure 23, three ADM1085s are used to sequence four supplies on power-up. Separate capacitors on the CEXT pins determine the time delays between enabling of the 3.3 V, 2.5 V, 1.8 V, and 1.2 V supplies. Because the dc-to-dc converters and ADM1085s are connected in a cascade, and the output of any converter is dependent on that of the previous one, an external controller can disable all four supplies simultaneously by disabling the first dc-to-dc converter in the chain.

For power-down sequencing, an external controller dictates when the supplies are switched off by accessing the ENIN inputs individually.





#### **DUAL LOFO SEQUENCING**

A power sequencing solution for a portable device, such as a PDA, is shown in Figure 26. This solution requires that the microprocessor power supply turn on before the LCD display turns on, and that the LCD display power-down before the microprocessor powers down. In other words, the last power supply to turn on is the first one to turn off (LOFO).

An RC network connects the battery and the  $\overline{\text{SD}}$  input of the ADP3333 voltage regulator. This causes power-up and powerdown transients to appear at the  $\overline{\text{SD}}$  input when the battery is connected and disconnected. The 3.3 V microprocessor supply turns on quickly on power-up and turns off slowly on powerdown. This is due to two factors: Capacitor C1 charges up to 9 V on power-up and charges down from 9 V on power-down, and the  $\overline{\text{SD}}$  pin has logic high and logic low input levels of 2 V and 0.4 V.

For the display power sequencing, the ADM1085 is equipped with Capacitor C2 to create the delay between the microprocessor and display power turning on. When the system is powered down, the ADM1085 turns off the display power immediately, while the 3.3 V regulator waits for C1 to discharge to 0.4 V before switching off.





Figure 26. Dual LOFO Power-Supply Sequencing

#### SIMULTANEOUS ENABLING


The enable output can drive multiple enable or shutdown regulator inputs simultaneously.



#### POWER GOOD SIGNAL DELAYS


Sometimes sequencing is performed by asserting power good signals when the voltage regulators are already on, rather than sequencing the power supplies directly. In these scenarios, a simple sequencer IC can provide variable delays so that enabling separate circuit blocks can be staggered in time.

For example, in a notebook PC application, a dedicated microcomputer asserts a power good signal for North Bridge<sup>™</sup> and South Bridge<sup>™</sup> ICs. The ADM1086 delays the South Bridge signal, so that it is enabled after the North Bridge.



#### QUAD-SUPPLY POWER GOOD INDICATOR

The enable output of the Simple Sequencers is equivalent to an AND function of  $V_{\rm IN}$  and ENIN. ENOUT is high only when the voltage at  $V_{\rm IN}$  is above the threshold and the enable input (ENIN) is high as well. Although ENIN is a digital input, it can tolerate voltages as high as 22 V and can detect if a supply is present. Therefore, a simple sequencer can monitor two supplies and assert what can be interpreted as a power good signal when both supplies are present. The outputs of two ADM1085s can be wire-AND'ed together to make a quad-supply power good indicator.



#### **SEQUENCING WITH FET SWITCHES**

The open-drain outputs of the ADM1085 and ADM1087 can drive external FET transistors that can switch on power supply rails. All that is needed is a pull-up resistor to a voltage source that is high enough to turn on the FET.




Figure 30. Sequencing with a FET Switch

# **OUTLINE DIMENSIONS**




Figure 31. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Ordering Quantity	Package Description	Package Option	Branding
ADM1085AKSZ-REEL7	–40°C to +125°C	3k	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	M7R
ADM1086AKSZ-REEL7	–40°C to +125°C	3k	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	M8M
ADM1087AKSZ-REEL7	–40°C to +125°C	3k	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	M7S
EVAL-ADM1087EBZ			Evaluation Board for the ADM1087 device. This board can also be used to evaluate the other devices in the family. Sample can be ordered separately.		

<sup>1</sup> Z = RoHS Compliant Part.

## NOTES

©2004–2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04591-0-5/14(B)



www.analog.com