TABLE OF CONTENTS

Features
Applications1
General Description
Functional Block Diagram1
Revision History
Specifications
Timing Diagrams4
Absolute Maximum Ratings5
ESD Caution5
Pin Configuration and Function Descriptions6
Typical Performance Characteristics
Circuit Operation9
DAC Section9
Serial Data Interface
ESD Protection Circuits
PCB Layout and Power Supply Bypassing10
, 11, 11
REVISION HISTORY
1/2020—Rev. G to Rev. H
Changes to Equation 4 and Figure 2211
Change to Table 8
Change to Evaluation Board Section
Changes to Ordering Guide
12/2015—Rev. F to Rev. G
Deleted Positive Output Voltage Section
1/2012—Rev. E to Rev. F
Added Figure 15, Renumbered Sequentially 8
Change to Table 9
Changes to Figure 27
Changes to Figure 28
Replaced Figure 29, Figure 30, and Figure 3117
2/2011—Rev. D to Rev. E
Added Evaluation Board Section
Updated Outline Dimensions
Changes to Ordering Guide
4/2010 Par C4a Par D
4/2010—Rev. C to Rev. D
Changes to Figure 3
Changes to Table 1
Moved Timing Diagrams Section 4

Applications information	11
Stability	11
Bipolar Output	11
Programmable Current Source	12
Reference Selection	12
Amplifier Selection	12
Evaluation Board	14
System Development Platform	14
AD5543/AD5553 to SPORT Interface	14
Waveform Generator	14
Operating the Evaluation Board	14
Bill of Materials	18
Outline Dimensions	19
Ordering Guide	20

Moved Table 4
Delete Figure 13; Renumbered Sequentially
Changes to Figure 14
Changes to Figure 18
Moved Table 5 and Table 6
Added Reference Selection Section and Amplifier Selection
Section
Added Table 7, Table 8, and Table 9;
Renumbered Sequentially
10/2009—Rev. B to Rev. C
Updated Outline Dimensions
Changes to Ordering Guide
7/2009—Rev. A to Rev. B
Updated Format
Change to Features Section
Updated Outline Dimensions
Changes to Ordering Guide
2/2003—Rev. 0 to Rev. A
Changes to Ordering Guide
Charles to Charling Garde

12/2002—Revision 0: Initial Version

SPECIFICATIONS

 $V_{DD} = 5 \ V \pm 10\%, \ V_{SS} = 0 \ V, \ I_{OUT} = virtual \ GND, \ GND = 0 \ V, \ V_{REF} = 10 \ V, \ T_A = full \ operating \ temperature \ range, \ unless \ otherwise \ noted.$


Table 1.

Parameter	Symbol	Test Conditions/Comments	5 V ± 10%	Unit
STATIC PERFORMANCE ¹				
Resolution	N	1 LSB = $V_{REF}/2^{16}$ = 153 μ V when V_{REF} = 10 V (AD5543)	16	Bits
		1 LSB = $V_{REF}/2^{14}$ = 610 μ V when V_{REF} = 10 V (AD5553)	14	Bits
Relative Accuracy	INL	Grade: AD5553C	±1	LSB max
		Grade: AD5543C	±1	LSB max
		Grade: AD5543B	±2	LSB max
Differential Nonlinearity (DNL)	DNL	Monotonic	±1	LSB max
Output Leakage Current	I _{OUT}	Data = 0x0000, T _A = 25°C	10	nA max
		Data = $0x0000$, $T_A = T_A$ maximum	20	nA max
Full-Scale Gain Error	G_{FSE}	Data = 0xFFFF	±1/±4	mV typ/max
Full-Scale Temperature Coefficient ²	TCV _{FS}		1	ppm/°C typ
REFERENCE INPUT				
V _{REF} Range	V_{REF}		-15/+15	V min/max
Input Resistance	R _{REF}		5	kΩ typ³
Input Capacitance ²	C _{REF}		5	pF typ
ANALOG OUTPUT				
Output Current	louт	Data = 0xFFFF for AD5543	2	mA typ
		Data = 0x3FFF for AD5553		
Output Capacitance ²	Соит	Code dependent	200	pF typ
LOGIC INPUTS AND OUTPUT				
Logic Input Low Voltage	V _{IL}		0.8	V max
Logic Input High Voltage	V _{IH}		2.4	V min
Input Leakage Current	IIL		10	μA max
Input Capacitance ²	CIL		10	pF max
INTERFACE TIMING ^{2, 4}		See Figure 4 and Figure 5		
Clock Input Frequency	f_{CLK}		50	MHz
Clock Width High	t _{CH}		10	ns min
Clock Width Low	t _{CL}		10	ns min
CS to Clock Setup	tcss		0	ns min
Clock to CS Hold	t _{CSH}		10	ns min
Data Setup	t _{DS}		5	ns min
Data Hold	t _{DH}		10	ns min
SUPPLY CHARACTERISTICS				
Power Supply Range	V _{DD RANGE}		4.5/5.5	V min/max
Positive Supply Current	I _{DD}	Logic inputs = 0 V	10	μA max
Power Dissipation	P _{DISS}	Logic inputs = 0 V	0.055	mW max
Power Supply Sensitivity	Pss	$\Delta V_{DD} = \pm 5\%$	0.006	%/% max

Parameter	Symbol	Test Conditions/Comments	5 V ± 10%	Unit
AC CHARACTERISTICS⁴				
Output Voltage Settling Time	ts	To ±0.1% of full scale,	0.5	μs typ
		Data = 0x0000 to 0xFFFF to 0x0000 for AD5543		
		Data = 0x0000 to 0x3FFF to 0x0000 for AD5553		
Reference Multiplying Bandwidth (BW)	BW	V _{REF} = 100 mV rms, data = 0xFFFF	6.6	MHz typ
DAC Glitch Impulse	Q	$V_{REF} = 0 \text{ V}$, data = 0x7FFF to 0x8000 for AD5543	7	nV-sec
Feedthrough Error	V_{OUT}/V_{REF}	Data = 0x0000, V _{REF} = 100 mV rms, same channel	-83	dB
Digital Feedthrough	Q	$C_S = 1$ and $f_{CLK} = 1$ MHz	7	nV-sec
Total Harmonic Distortion	THD	$V_{REF} = 5 \text{ V p-p, data} = 0 \text{xFFFF, f} = 1 \text{ kHz}$	-103	dB typ
Output Spot Noise Voltage	en	f = 1 kHz, BW = 1 Hz	12	nV/√Hz

¹ All static performance tests (except Iout) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The AD5543 Reg terminal is tied to the amplifier output. The +IN operational amplifier is grounded, and the DAC IouT is tied to the -IN operational amplifier. Typical values represent average readings measured at 25°C.

TIMING DIAGRAMS



SDI CLK t_{CSH} $\overline{\text{cs}}$

Figure 5. AD5553 Timing Diagram

²These parameters are guaranteed by design and are not subject to production testing.

³ All ac characteristic tests are performed in a closed-loop system using an AD8038 I-to-V converter amplifier except for THD where an AD8065 was used. ⁴ All input control signals are specified with $t_R = t_F = 2.5$ ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.

ABSOLUTE MAXIMUM RATINGS

Table 2

Table 2.	
Parameter	Rating
V _{DD} to GND	-0.3 V to +8 V
V_{REF} to GND	-18 V to +18 V
Logic Inputs to GND	−0.3 V to +8 V
V(I _{OUT}) to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Input Current to Any Pin Except Supplies	±50 mA
Package Power Dissipation	$(T_{J Max} - T_A)/\theta_{JA}$
Thermal Resistance, θ_{JA}	
8-Lead Surface Mount (MSOP)	150°C/W
8-Lead Surface Mount (SOIC)	100°C/W
Maximum Junction Temperature (T _{J Max})	150°C
Operating Temperature Range	
Model B and Model C	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature	
R-8, RM-8 (Vapor Phase, 60 sec)	215°C
R-8, RM-8 (Infrared, 15 sec)	220°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 6. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	CLK	Clock Input. Positive edge triggered, clocks data into shift register.
2	SDI	Serial Register Input. Data loads directly into the shift register MSB first. Extra leading bits are ignored.
3	R _{FB}	Internal Matching Feedback Resistor. This pin connects to an external operational amplifier for voltage output.
4	V_{REF}	DAC Reference Input Pin. Establishes DAC full-scale voltage. Constant input resistance vs. code.
5	Іоит	DAC Current Output. This pin connects to the inverting terminal of the external precision I-to-V operational amplifier for voltage output.
6	GND	Analog and Digital Ground.
7	V_{DD}	Positive Power Supply Input. Specified range of operation at 5 V \pm 10%.
8	<u>cs</u>	Chip Select. Active low digital input. Transfers shift register data to DAC register on rising edge. See Table 4 for operation.

Table 4. Control Logic Truth Table

CLK	CS	Serial Shift Register Function	DAC Register
Χ	Н	No effect	Latched
↑ +¹	L	Shift register data advanced one bit	Latched
X^1	Н	No effect	Latched
X^1	↑+ ¹	Shift register data transferred to DAC register	New data loaded from serial register

 $^{^{1}\}uparrow$ + = positive logic transition; X means don't care.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. AD5543 INL Error




Figure 8. AD5543 DNL Error




Figure 9. AD5553 INL Error




Figure 10. AD5553 DNL Error




Figure 11. Linearity Error vs. VDD




Figure 12. Supply Current vs. Logic Input Voltage




Figure 13. AD5543 Supply Current vs. Clock Frequency




Figure 14. Power Supply Rejection Ratio (PSRR) vs. Frequency




Figure 15. AD5543/AD5553 Analog Total Harmonic Distortion (THD)




Figure 16. Settling Time




Figure 17. Midscale Transition and Digital Feedthrough

CIRCUIT OPERATION

The AD5543/AD5553 contain a 16-/14-bit current output, DACs, serial input registers, and DAC registers. Both converters use a 3-wire serial data interface.

DAC SECTION

The DAC architecture uses a current steering R-2R ladder design. Figure 18 shows the typical equivalent DAC structure. The DAC contains a matching feedback resistor for use with an external operational amplifier (see Figure 19). With R_{FB} and I_{OUT} terminals connected to the operational amplifier output and inverting node, respectively, a precision voltage output is achieved as

$$V_{OUT} = -V_{REF} \times D/65,536 \text{ (AD5543)} \tag{1}$$

$$V_{OUT} = -V_{REF} \times D/16,384 \text{ (AD5553)}$$
 (2)

Note that the output voltage polarity is the opposite of the V_{REF} polarity for dc reference voltages.

These DACs are designed to operate with either negative or positive reference voltages. The $V_{\rm DD}$ power pin is only used by the internal logic to drive the on and off states of the DAC switches.




Figure 18. Equivalent R-2R DAC Circuit

Note that a matching switch is used in series with the internal 5 k Ω feedback resistor. If users attempt to measure R_{FB}, power must be applied to V_{DD} to achieve continuity.




Figure 19. Voltage Output Configuration

These DACs are also designed to accommodate ac reference input signals. The AD5543 accommodates input reference voltages in the range of -12~V to +12~V. The reference voltage inputs exhibit a constant nominal input resistance value of 5 k Ω \pm 30%. The DAC output (Iout) is code dependent, producing various resistances and capacitances. External amplifier choice must take into account the variation in impedance generated by the AD5543 on the inverting input node of the amplifier. The feedback resistance, in parallel with the DAC ladder resistance, dominates output voltage noise. To maintain good analog performance, power supply bypassing of 0.01 μF to 0.1 μF ceramic or chip capacitors, in parallel with a 1 μF tantalum capacitor, is recommended. Due to degradation of PSRR in frequency, users must avoid using switching power supplies.

SERIAL DATA INTERFACE

The AD5543/AD5553 use a 3-wire ($\overline{\text{CS}}$, SDI, CLK) serial data interface. New serial data is clocked into the serial input register in a 16-bit data-word format for the AD5543. The MSB is loaded first. Table 5 defines the 16 data-word bits. Data is placed on the SDI pin and clocked into the register on the positive clock edge of CLK, subject to the data setup-and-hold time requirements that are specified in the interface timing specifications. Only the last 16 bits clocked into the serial register are interrogated when the $\overline{\text{CS}}$ pin is strobed to transfer the serial register data to the DAC register. Because most microcontrollers output serial data in 8-bit bytes, two data bytes can be written to the AD5543/AD5553. After loading the serial register, the rising edge of $\overline{\text{CS}}$ transfers the serial register data to the DAC register; during this strobe, the CLK must not be toggled. For the AD5553, with 16-bit clock cycles, the two LSBs are ignored.

ESD PROTECTION CIRCUITS

All logic input pins contain back-biased ESD protection Zener diodes that are connected to ground (DGND) and $V_{\rm DD}\!,$ as shown in Figure 20.




Figure 20. Equivalent ESD Protection Circuits

PCB LAYOUT AND POWER SUPPLY BYPASSING

It is a good practice to employ compact, minimum lead length printed circuit board (PCB) layout design. The leads to the input must be as short as possible to minimize infrared drop and stray inductance.

It is also essential to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device must be bypassed with 0.01 μF to 0.1 μF disc or chip ceramic capacitors. Low ESR 1 μF to 10 μF tantalum or electrolytic capacitors must also be applied at the supplies to minimize transient disturbance and filter out low frequency ripple.

The PCB metal traces between V_{REF} and R_{FB} must also be matched to minimize gain error.

Table 5. AD5543 Serial Input Register Data Format; Data Loaded MSB First Format

B15 (MSB)	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	B0 (LSB)
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Table 6. AD5553 Serial Input Register Data Format; Data Loaded MSB First Format

B13 (MSB) ¹	B12	B11	B10	B9	B8	B7	B6	B5	B4	В3	B2	B1	B0 (LSB)
D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

¹ A full 16-bit data-word can be loaded into the AD5553 serial input register, but only the last 14 bits entered are transferred to the DAC register when CS returns to logic high.

APPLICATIONS INFORMATION STABILITY




Figure 21. Optional Compensation Capacitor for Gain Peaking Prevention

In the I-to-V configuration, the I_{OUT} of the DAC and the inverting node of the operational amplifier must be connected as close as possible to each other, and proper PCB layout technique must be employed. Because every code change corresponds to a step function, gain peaking may occur if the operational amplifier has limited gain bandwidth product (GBP) and there is excessive parasitic capacitance at the inverting node.

An optional compensation capacitor, C1, can be added for stability, as shown in Figure 21. C1 must be found empirically, but 20 pF is generally adequate for the compensation.

BIPOLAR OUTPUT

The AD5543/AD5553 are inherently 2-quadrant multiplying DACs. That is, they can easily be set up for unipolar output operation. The full-scale output polarity is the inverse of the reference input voltage.

In some applications, it may be necessary to generate the full 4-quadrant multiplying capability or a bipolar output swing, which is easily accomplished by using an additional U4 external amplifier configured as a summing amplifier (see Figure 22). In this circuit, the second amplifier, U4, provides a gain of 2 that increases the output span magnitude to 5 V. Biasing the external amplifier with a 2.5 V offset from the reference voltage results in a full 4-quadrant multiplying circuit. The transfer equation of this circuit shows that both negative and positive output voltages are created as the input data (D) is incremented from code zero ($V_{\rm OUT} = -2.5 \text{ V}$) to midscale ($V_{\rm OUT} = 0 \text{ V}$) to full-scale ($V_{\rm OUT} = +2.5 \text{ V}$).

$$V_{OUT} = (D/32,768 - 1) \times V_{REF} \text{ (AD5543)}$$
 (3)

$$V_{OUT} = (D/8192 - 1) \times V_{REF} \text{ (AD5553)}$$
 (4)

For the AD5543, the resistance tolerance becomes the dominant error of which users must be aware.




Figure 22. 4-Quadrant Multiplying Application Circuit

PROGRAMMABLE CURRENT SOURCE

Figure 23 shows a versatile V-I conversion circuit using an improved Howland current pump. In addition to the precision current conversion it provides, this circuit enables a bidirectional current flow and high voltage compliance. This circuit can be used in 4 mA to 20 mA current transmitters with up to 500 Ω of load. In Figure 23, it can be shown that if the resistor network is matched, the load current is

$$I_L = \frac{(R2 + R3)/R1}{R3} \times V_{REF} \times D \tag{5}$$

R3 in theory can be made small to achieve the current needed within the U3 output current driving capability. This circuit is versatile such that AD8510 can deliver ±20 mA in both directions and the voltage compliance approaches 15 V, which is limited mainly by the supply voltages of U3. However, users must pay attention to the compensation. Without C1, it can be shown that the output impedance becomes

$$Z_O = \frac{R1'R3(R1+R2)}{R1(R2'+R3') - R1'(R2+R3)}$$
(6)

If the resistors are perfectly matched, $Z_{\rm O}$ is infinite, which is desirable, and behaves as an ideal current source. On the other hand, if the resistors are not matched, $Z_{\rm O}$ can be either positive or negative. Negative can cause oscillation. As a result, C1 is needed to prevent the oscillation. For critical applications, C1 can be found empirically but typically falls in the range of a few picofarads (pF).




Figure 23. Programmable Current Source with Bidirectional Current Control and High Voltage Compliance Capabilities

REFERENCE SELECTION

When selecting a reference for use with the AD5543/AD5553 and other devices in this series of current output DACs, pay attention to the output voltage temperature coefficient reference. Choosing a precision reference with a low output temperature coefficient minimizes error sources. Table 7 lists some of the references available from Analog Devices, Inc., that are suitable for use with this range of current output DACs.

AMPLIFIER SELECTION

The primary requirement for the current steering mode is an amplifier with low input bias currents and low input offset voltage. Because of the code dependent output resistance of the DAC, the input offset voltage of an operational amplifier is multiplied by the variable gain of the circuit. A change in this noise gain between two adjacent digital fractions produces a step change in the output voltage due to the amplifier input offset voltage. This output voltage change is superimposed upon the desired change in output between the two codes and gives rise to a differential linearity error, which, if large enough, can cause the DAC to be nonmonotonic.

The input bias current of an operational amplifier also generates an offset at the voltage output because of the bias current flowing in the feedback resistor, R_{FB} .

Common-mode rejection of the operational amplifier is important in voltage switching circuits because it produces a code dependent error at the voltage output of the circuit.

Provided that the DAC switches are driven from true wideband low impedance sources ($V_{\rm IN}$ and AGND), they settle quickly. Consequently, the slew rate and settling time of a voltage switching DAC circuit is determined largely by the output operational amplifier. To obtain minimum settling time in this configuration, minimize capacitance at the $V_{\rm REF}$ node (the voltage output node in this application) of the DAC. This is done by using low input capacitance buffer amplifiers and careful board design.

Analog Devices offers a wide range of amplifiers for both precision dc and ac applications, as listed in Table 8 and Table 9.

Table 7. Suitable Analog Devices Precision References

Part No.	Output Voltage (V)	Initial Tolerance (%)	Maximum Temperature Drift (ppm/°C)	Iss (mA)	Output Noise (μV p-p)	Packages
ADR01	10	0.05	3	1	20	SOIC-8
ADR01	10	0.05	9	1	20	TSOT-5, SC70-5
ADR02	5.0	0.06	3	1	10	SOIC-8
ADR02	5.0	0.06	9	1	10	TSOT-5, SC70-5
ADR03	2.5	0.1	3	1	6	SOIC-8
ADR03	2.5	0.1	9	1	6	TSOT-5, SC70-5
ADR06	3.0	0.1	3	1	10	SOIC-8
ADR06	3.0	0.1	9	1	10	TSOT-5, SC70-5
ADR420	2.048	0.05	3	0.5	1.75	SOIC-8, MSOP-8
ADR421	2.50	0.04	3	0.5	1.75	SOIC-8, MSOP-8
ADR423	3.00	0.04	3	0.5	2	SOIC-8, MSOP-8
ADR425	5.00	0.04	3	0.5	3.4	SOIC-8, MSOP-8
ADR431	2.500	0.04	3	0.8	3.5	SOIC-8, MSOP-8
ADR435	5.000	0.04	3	0.8	8	SOIC-8, MSOP-8
ADR391	2.5	0.16	9	0.12	5	TSOT-5
ADR395	5.0	0.10	9	0.12	8	TSOT-5

Table 8. Suitable Analog Devices Precision Operational Amplifier

				0.1 Hz to 10 Hz		
Part No.	Supply Voltage (V)	V _{os} Maximum (μV)	I _B Maximum (nA)	Noise (μV p-p)	Supply Current (μA)	Packages
OP1177	±2.5 to ±15	60	2	0.4	500	MSOP-8, SOIC-8
AD8675	±5 to ±18	75	2	0.1	2300	MSOP-8, SOIC-8
AD8671	±5 to ±15	75	12	0.077	3000	MSOP-8, SOIC-8
ADA4004-1	±5 to ±15	125	90	0.1	2000	SOIC-8, SOT-23-5
AD8603	1.8 to 5	50	0.001	2.3	40	TSOT-5
AD8607	1.8 to 5	50	0.001	2.3	40	MSOP-8, SOIC-8
AD8605	2.7 to 5	65	0.001	2.3	1000	WLCSP-5, SOT-23-5
AD8615	2.7 to 5	65	0.001	2.4	2000	TSOT-5
AD8616	2.7 to 5	65	0.001	2.4	2000	MSOP-8, SOIC-8

Table 9. Suitable Analog Devices High Speed Operational Amplifier

Part No.	Supply Voltage (V)	BW at ACL (MHz)	Slew Rate (V/μs)	V _{os} (Max) (μV)	I _B (Max) (nA)	Packages
AD8065	5 to 24	145	180	1500	0.006	SOIC-8, SOT-23-5
AD8066	5 to 24	145	180	1500	0.006	SOIC-8, MSOP-8
AD8021	5 to 24	490	120	1000	10,500	SOIC-8, MSOP-8
AD8038	3 to 12	350	425	3000	750	SOIC-8, SC70-5
ADA4899-1	5 to 12	600	310	35	100	LFCSP-8, SOIC-8
AD8057	3 to 12	325	1000	5000	500	SOT-23-5, SOIC-8
AD8058	3 to 12	325	850	5000	500	SOIC-8, MSOP-8
AD8061	2.7 to 8	320	650	6000	350	SOT-23-5, SOIC-8
AD8062	2.7 to 8	320	650	6000	350	SOIC-8, MSOP-8
AD9631	±3 to ±6	320	1300	10,000	7000	SOIC-8, PDIP-8

EVALUATION BOARD

The EVAL-AD5543 is used in conjunction with an SDP1Z system development platform board available from Analog Devices, which is purchased separately from the evaluation board. The USB to serial peripheral interface (SPI) communication to the AD5543 is completed using this Blackfin-based development board. The software offers a waveform generator.

SYSTEM DEVELOPMENT PLATFORM

The system development platform (SDP) is a hardware and software evaluation tool for use in conjunction with product evaluation boards. The SDP board is based on the Blackfin ADSP-BF527 processor with USB connectivity to the PC through a USB 2.0 high speed port. For more information about this device, see the system development platform web page.

AD5543/AD5553 TO SPORT INTERFACE

The Analog Devices SDP has one SPORT serial port. The SPORT interface is used to control the AD5543/AD5553, allowing clock frequencies up to 30 MHz.




Figure 24. AD5543/AD5553 to SPORT Interface

WAVEFORM GENERATOR

The evaluation board software offers a waveform generator to show every change introduced and transmitted to the output.

OPERATING THE EVALUATION BOARD

The evaluation board requires ± 12 V and ± 5 V supplies. The ± 12 V V_{DD} and V_{SS} are used to power the output amplifier, while the ± 5 V is used to power the DAC (V_{DD1}).




Figure 25. Evaluation Board Software—Waveform Generator




Figure 26. Schematic of AD5543/AD5553 Evaluation Board

BMODE1: PULL UP WITH A 10k RESISTOR TO SET SDP TO BOOT FROM A SPI FLASH ON THE DAUGHTER BOARD




Figure 27. Schematic of SDP Interface




Figure 28. Silkscreen—Component Side View (Top Layer)




Figure 29. Component Side Artwork




Figure 30. Solder Side Artwork

BILL OF MATERIALS

Table 10.

Name	Part Description	Value	PCB Decal	Part Description
CS	Test point		Test point	Red test point
AGND	Test point		Test point	Black test point
C1	Capacitor+	10 μF	RTAJ_A	10 V SMD tantalum capacitor
C2	Capacitor	0.1 μF	C0603	50 V X7R ceramic capacitor
C3	Capacitor	5.6 pF	C0603	Multilayer ceramic capacitor
C4	Capacitor+	10 μF	RTAJ_B	16 V tantalum capacitor
C5	Capacitor	0.1 μF	C0603	50 V X7R ceramic capacitor
C6	Capacitor+	10 μF	RTAJ_B	16 V tantalum capacitor
C7	Capacitor	0.1 μF	C0603	50 V X7R ceramic capacitor
C8	Capacitor+	10 μF	RTAJ_B	16 V tantalum capacitor
C9	Capacitor	0.1 μF	C0603	50 V X7R ceramic capacitor
C10	Capacitor	0.1 μF	C0603	50 V X7R ceramic capacitor
C11	Capacitor	10 μF	C0805	10 V 10 μF ceramic capacitor 10% X5R 0805
C12	Capacitor	0.1 μF	C0603	50 V X7R ceramic capacitor
GL1	Ground link		Component link	Copper short
J1	CON\POWER5		CON\POWER5	5-pin terminal block
J2	SDP-STANDARD-CONN		CON-120/FX8-120S-SV	120-way connector, 0.6 mm pitch, receptacle
J3	SMB		SMB	Straight PCB mount SMB jack—50 Ω
J4	SMB		SMB	Straight PCB mount SMB jack—50 Ω
SCLK	Test point		Test point	Red test point
SDIN	Test point		Test point	Red test point
U1	AD5543/AD5553		SO8NB	Digital-to-analog converter
U2	ADR435		SO8NB	5 V reference
U3	AD8038		SO8NB	Single operational amplifier 8-pin
U4	24LC64		MSO8	64K I ² C serial EEPROM MSOP8
USB_VBUS	Test point		Test point	Black test point
VOUT	Test point		Test point	Red test point
VREF	Test point		Test point	Red test point
X1	MTHOLE-3MM		MTHOLE-3MM	3 mm NPTH hole
X2	MTHOLE-3MM		MTHOLE-3MM	3 mm NPTH hole

OUTLINE DIMENSIONS





Figure 31. 8-Lead Mini Small Outline Package [MSOP]

(RM-8)
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 32. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model 1, 2	INL (LSB)	RES (LSB)	Temperature Range	Package Description	Package Option	Marking Code
AD5543CRMZ	±1	16	−40°C to +85°C	8-Lead MSOP	RM-8	DEV
AD5543CRMZ-REEL7	±1	16	−40°C to +85°C	8-Lead MSOP	RM-8	DEV
AD5543BRZ	±2	16	−40°C to +85°C	8-Lead SOIC_N	R-8	DXB
AD5543BRMZ	±2	16	−40°C to +85°C	8-Lead MSOP	RM-8	DXB
AD5543BRMZ-REEL7	±2	16	−40°C to +85°C	8-Lead MSOP	RM-8	DXB
AD5553CRMZ	±1	14	−40°C to +85°C	8-Lead MSOP	RM-8	DUC
AD5553CRMZ-REEL7	±1	14	−40°C to +85°C	8-Lead MSOP	RM-8	DUC
EVAL-AD5543SDZ ³				Evaluation Board		
EVAL-SDP-CB1Z				Controller Board		

 $^{^{1}}$ The AD5543 contains 1040 transistors. The die size measures 55 mil \times 73 mil or 4,015 sq. mil.

 I^2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).



www.analog.com

² Z = RoHS Compliant Part. ³ The EVAL-AD5543SDZ evaluation board is also used to test the AD5553.