



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

910 E. Hamilton Avenue
Campbell, CA 95008
Telephone: 408.558.8500
Fax: 408.558.8300
www.ZiLOG.com

Windows is a registered trademark of Microsoft Corporation.

Document Disclaimer

©2001 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

Zilog

200030/0530 Customer
Procurement Spec (CPS)

General Description

The SOC Serial Communications Controller is a dual-channel, multi-protocol data communications peripheral designed for use with conventional non-multiplexed buses and the Zilog Z-BUS. The SOC functions as a serial-to-parallel, parallel-to-serial converter/controller. The SOC can be software-configured to satisfy a wide variety of serial communications applications. The device contains a variety of new, sophisticated internal functions including on-chip baud rate generators, Digital Phase-Locked Loops, and crystal oscillators that dramatically reduce the need for external logic.

The SOC handles asynchronous formats, Synchronous byte-oriented protocols such as IBM Bitync, and Synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device supports virtually any serial data transfer application (cassette, diskette, tape drives, etc.).

The device can generate and check CRC codes in any Synchronous mode and can be programmed to check data integrity in various modes. The SOC also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.


The daisy-chain interrupt hierarchy is also supported—as is standard for Zilog peripheral components.

Maximum data rate:
1/4 PCLOCK using external phase lock loop.


Minimum data rate:
50 baud for any PCLE period.

Absolute Maximum Ratings
Voltages on all pins with respect to GND..... -0.3V to +7.0V
Operating Ambient Temperature..... -65°C to +150°C


Storage Temperature..... -65°C to +150°C
Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Chip Carrier Pin Assignments: Z8000



Chip Carrier Pin Assignments: Z8001



DIP Pin Assignments: Z8000

DIP Pin Assignments: Z8001

Symbol	Parameter	Min	Max	Unit	Condition
V_{IH}	Input High Voltage	2.0 ^a	$V_{CC} + 0.35^c$	V	
V_{IL}	Input Low Voltage	-0.3 ^a	0.9 ^a	V	
V_{OH}	Output High Voltage	2.4 ^a	0.4 ^a	V	
V_{OL}	Output Low Voltage	0.4 ^a	10.0 ^a	V	
I_{IH}	Input Leakage	±10.0 ^a	±10.0 ^a	μA	
I_{OL}	Output Leakage	±10.0 ^a	±10.0 ^a	μA	
I_{CC}	V _{CC} Supply Current	250	250	mA	

^a $V_{CC} = 5V \pm 10\%$ unless otherwise specified, over specified temperature range.

^b Tested


^c Guaranteed by Design

^d Guaranteed by Characterization

Standard Test Conditions
The DC characteristics and capacitance section below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- $V_{CC} = +4.75V \leq V_{CC} \leq +5.25V$
- $GND = 0V$
- T_A as specified in Ordering Information
- All ac parameters assume a load capacitance of 50 pF max.



Open-Drain Test Load

Standard Test Load

Z8000 is a registered trademark of Zilog, Inc. © 1989 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

The information contained herein is subject to change without notice. Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied. All specifications (parameters) are subject to change without notice. The applicable Zilog test documentation will specify which parameters are tested.

Zilog, Inc. 210 MacLennan Ave., Campbell, CA 95008-6809
Telephone (408) 376-8000

00-2837-02

Z8030 AC CHARACTERISTICS

Z8030 AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	4 MHz		6 MHz		8 MHz		Notes ^{††}
			Min	Max	Min	Max	Min	Max	
1	T _{WAS}	AS Low Width	70 ^a		50 ^a		35 ^a		
2	T _{DS(AS)}	DS 1 to AS 1 Delay	50 ^c		25 ^c		15 ^c		
3	T _{CSO(AS)}	CS ₀ to AS 1 Setup Time	0 ^a		0 ^a		0 ^a		1
4	T _{HCSD(AS)}	CS ₀ to AS 1 Hold Time	60 ^a		40 ^a		30 ^a		1
5	T _{CS1(DS)}	CS ₁ to DS 1 Setup Time	100 ^a		80 ^a		65 ^a		1
6	T _{HCSD(DS)}	CS ₁ to DS 1 Hold Time	55 ^c		40 ^c		30 ^c		1
7	T _{W(AS)}	RTACK to AS 1 Setup Time	10 ^c		10 ^c		10 ^c		
8	T _{W(AS)}	RTACK to AS 1 Hold Time	250 ^a		200 ^a		150 ^a		
9	T _{RR(WDS)}	RW (Read) to DS 1 Setup Time	100 ^a		80 ^a		65 ^a		
10	T _{RR(WDS)}	RW to DS 1 Hold Time	55 ^a		40 ^a		35 ^a		
11	T _{RR(WDS)}	RW (Write) to DS 1 Setup Time	0 ^c		0 ^c		0 ^c		
12	T _{AS(DS)}	AS 1 to DS 1 Delay	80 ^c		40 ^c		30 ^c		
13	T _{WCS}	DS Low Width	240 ^a		200 ^a		150 ^a		
14	T _{RC}	Valid Access Recovery Time	4T _{CPA}		4T _{CPA}		4T _{CPA}		2
15	T _{W(AS)}	Address to AS 1 Setup Time	30 ^a		10 ^a		10 ^a		1
16	T _{W(AS)}	Address to AS 1 Hold Time	50 ^a		30 ^a		25 ^a		1
17	T _{W(DS)}	Write Data to DS 1 Setup Time	30 ^a		20 ^a		15 ^a		
18	T _{W(DS)}	Write Data to DS 1 Hold Time	30 ^a		20 ^a		20 ^a		
19	T _{DS(DA)}	DS 1 to Data Active Delay	0 ^c		0 ^c		0 ^c		
20	T _{DS(DA)}	DS 1 to Read Data Not Valid Delay	0 ^a		0 ^a		0 ^a		
21	T _{DS(DR)}	DS 1 to Read Data Valid Delay	250 ^a		180 ^a		140 ^a		
22	T _{AS(DR)}	AS 1 to Read Data Valid Delay	520 ^a		300 ^a		250 ^a		

NOTES:

1. Parameter does not apply to interrupt acknowledge transactions.
2. Parameter applies only between transactions involving the SOC.
- ††Times are preliminary and subject to change.

a. Tested

b. Guaranteed by Design

c. Guaranteed by Characterization

Number	Symbol	Parameter	4 MHz		6 MHz		8 MHz		Notes ^{††}
			Min	Max	Min	Max	Min	Max	
23	T _{DS(DR)}	DS 1 to Read Data Post Delay		70 ^a		40 ^a		40 ^a	3
24	T _{AS(DR)}	Address Required Valid to Read Data Valid Delay		570 ^a		510 ^a		500 ^a	300 ^a
25	T _{DS(W)}	DS 1 to Write Valid Delay		540 ^a		500 ^a		500 ^a	170 ^a
26	T _{DS(W)}	DS 1 to W/REC Not Valid Delay		540 ^a		500 ^a		500 ^a	170 ^a
27	T _{DS(W)}	DS 1 to DTR/REC Not Valid Delay		510 ^a		510 ^a		510 ^a	510 ^a
28	T _{DS(W)}	DS 1 to RT Valid Delay		500 ^a		500 ^a		500 ^a	500 ^a
29	T _{AS(DR)}	AS 1 to DS 1 (Acknowledge) Delay		250 ^a		250 ^a		250 ^a	5
30	T _{AS(DR)}	DS (Acknowledge) Low Width		200 ^a		200 ^a		150 ^a	
31	T _{DS(DR)}	DS 1 (Acknowledge) to Read Data Valid Delay		260 ^a		180 ^a		140 ^a	
32	T _{DS(DR)}	DS 1 to DS 1 (Acknowledge) Setup Time		120 ^a		100 ^a		80 ^a	
33	T _{DS(DR)}	DS 1 to DS 1 (Acknowledge) Hold Time		0 ^c		0 ^c		0 ^c	
34	T _{DS(DR)}	DS 1 to DS 1 Delay		120 ^a		100 ^a		80 ^a	
35	T _{AS(DR)}	AS 1 to DS 1 Delay		260 ^a		260 ^a		200 ^a	6
36	T _{DS(W)}	DS 1 (Acknowledge) to RT Inactive Delay		500 ^a		500 ^a		460 ^a	4
37	T _{DS(W)}	DS 1 to DS 1 Delay for No Read		30 ^a		15 ^a		15 ^a	
38	T _{AS(DR)}	AS 1 to DS 1 Delay for No Read		30 ^a		30 ^a		30 ^a	
39	T _{WCS}	AS and DS Consistent Low for Read		250 ^a		200 ^a		150 ^a	7
40	T _{WCS}	PCLK Low Width		105 ^a		70 ^a		50 ^a	
41	T _{WCS}	PCLK High Width		105 ^a		70 ^a		50 ^a	
42	T _{WCS}	PCLK Cycle Time		250 ^a		160 ^a		120 ^a	
43	T _{WCS}	PCLK Rise Time		20 ^a		10 ^a		10 ^a	
44	T _{WCS}	PCLK Fall Time		20 ^a		10 ^a		10 ^a	

NOTES:

3. Read delay is defined as the time required for a 0.5V change in the output with a maximum dc load and a minimum dc load.
4. Parameter is measured with output driver disabled.
5. Parameter is system dependent. For any 2.5V in the delay chain, T_{AS(DR)} must be greater than the sum of T_{DS(DR)} for the highest priority device in the delay chain, T_{DS(DR)} for the 2.5V, and T_{DS(DR)} for each device separating them in the delay chain.
6. Parameter applies only to 2.5VCC during RT Low if the beginning of the interrupt acknowledge transaction.
7. Internal circuitry should be the last provided by the 2.5V to be recognized as valid by the 2.5V.
- ††Times are preliminary and subject to change. All timing information assumes 2.5V for 0 logic "1" and 0.5V for 0 logic "0".

Units in nanoseconds (ns).

Z80S30/Z8530 SYSTEM TIMING AC CHARACTERISTICS


Z8530 Timing

Number	Symbol	Parameter	4 MHz		6 MHz		8 MHz		Notes†
			Min	Max	Min	Max	Min	Max	
1	TdRXQ(REQ)	RxC 1 to W/REQ Valid Delay	8	12	8	12	8	12	2
2	TdRXQ(W)	RxC 1 to Wait Inactive Delay	8	14	8	14	8	14	1,2
3	TdRXQ(SY)	RxC 1 to SYNC Valid Delay	4	7	4	7	4	7	2
4a.	TdRXQ(INT), Z8530	RxC 1 to INT Valid Delay	10	16	10	16	10	16	1,2
4b.	TdRXQ(INT), Z8030		8	12	8	12	8	12	1,2
			+2	+3	+2	+3	+2	+3	4
5	TdTXQ(REQ)	TRC 1 to W/REQ Valid Delay	5	8	5	8	5	8	3
6	TdTXQ(W)	TRC 1 to Wait Inactive Delay	5	11	5	11	5	11	1,3
7	TdTXQ(ORQ)	TRC 1 to DTB/REQ Valid Delay	4	7	4	7	4	7	3
8a.	TdTXQ(INT), Z8530	TRC 1 to INT Valid Delay	6	10	6	10	6	10	1,3
8b.	TdTXQ(INT), Z8030		4	6	4	6	4	6	1,3
			+2	+3	+2	+3	+2	+3	4
9a.	TdSY(INT), Z8530	SYNC Transition to INT Valid Delay	2	6	2	6	2	6	1
9b.	TdSY(INT), Z8030		2	3	2	3	2	3	1,4
10a.	TdEXT(INT), Z8530	DOD or CTS Transition to INT Valid Delay	2	6	2	6	2	6	1
10b.	TdEXT(INT), Z8030		2	3	2	3	2	3	1,4


NOTES:

1. Open-drain output, measured with open-drain test load
2. RxC is RxC or TRxC, whichever is supplying the receive clock.
3. TRC is TRxC or RTxC, whichever is supplying the transmit clock.
4. Units equal to tAS.


*Timings are preliminary and subject to change.
†Units equal to tDPC.




Read Cycle Timing



Write Cycle Timing




Interrupt Acknowledge Cycle Timing




Interrupt Acknowledge Cycle Timing

General Timing



System Timing



Reset Timing Z8030



Z8530 AC CHARACTERISTICS

Z8530 AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	4 MHz		6 MHz		8 MHz		Notes ¹
			Min	Max	Min	Max	Min	Max	
1	T _{WPCl}	PCLK Low Width	105 ^a	2000 ^a	70 ^a	1000 ^a	50 ^a	1000 ^a	
2	T _{WPCh}	PCLK High Width	105 ^a	2000 ^a	70 ^a	1000 ^a	50 ^c	1000 ^a	
3	T _{IPC}	PCLK Fall Time		20 ^a		10 ^a		10 ^a	
4	T _{IPC}	PCLK Rise Time		20 ^a		10 ^a		10 ^a	
5	T _{PC}	PCLK Cycle Time	250 ^a	4000 ^a	165 ^a	2000 ^a	125 ^a	2000 ^a	
6	T _{SA(WR)}	Address to $\overline{WR}$ ↓ Setup Time	80 ^a		80 ^a		70 ^a		
7	T _{SA(WR)}	Address to $\overline{WR}$ ↑ Hold Time	0 ^c		0 ^c		0 ^c		
8	T _{SA(RD)}	Address to $\overline{RD}$ ↓ Setup Time	80 ^a		80 ^a		70 ^a		
9	T _{SA(RD)}	Address to $\overline{RD}$ ↑ Hold Time	0 ^c		0 ^c		0 ^c		
10	T _{SA(PC)}	INTACK to PCLK ↑ Setup Time	10 ^a		10 ^a		10 ^a		
11	T _{SA(WR)}	INTACK to $\overline{WR}$ ↓ Setup Time	200 ^a		160 ^a		145 ^a		1
12	T _{SA(WR)}	INTACK to $\overline{WR}$ ↑ Hold Time	0 ^c		0 ^c		0 ^c		
13	T _{SA(RD)}	INTACK to $\overline{RD}$ ↓ Setup Time	200 ^a		160 ^a		145 ^a		1
14	T _{SA(RD)}	INTACK to $\overline{RD}$ ↑ Hold Time	0 ^a		0 ^a		0 ^a		
15	T _{SA(PC)}	INTACK to PCLK ↑ Hold Time	100 ^a		100 ^a		85 ^a		
16	T _{SC(WR)}	$\overline{CE}$ Low to $\overline{WR}$ ↓ Setup Time	0 ^a		0 ^a		0 ^a		
17	T _{NC(WR)}	$\overline{CE}$ to $\overline{WR}$ ↑ Hold Time	0 ^a		0 ^a		0 ^a		
18	T _{SC(WR)}	$\overline{CE}$ High to $\overline{WR}$ ↓ Setup Time	100 ^a		70 ^a		60 ^a		
19	T _{SC(RD)}	$\overline{CE}$ Low to $\overline{RD}$ ↓ Setup Time	0 ^a		0 ^a		0 ^a		1
20	T _{NC(RD)}	$\overline{CE}$ to $\overline{RD}$ ↑ Hold Time	0 ^a		0 ^a		0 ^a		1
21	T _{SC(RD)}	$\overline{CE}$ High to $\overline{RD}$ ↓ Setup Time	100 ^a		70 ^a		60 ^a		1
22	T _{WRDl}	$\overline{RD}$ Low Width	390 ^a		200 ^a		150 ^a		1
23	T _{DRD(DRA)}	$\overline{RD}$ ↓ to Read Data Active Delay	0 ^c		0 ^c		0 ^c		
24	T _{DRD(DR)}	$\overline{RD}$ ↑ to Read Data Not Valid Delay	0 ^a		0 ^a		0 ^a		
25	T _{DRD(DR)}	$\overline{RD}$ ↓ to Read Data Valid Delay	250 ^a		180 ^a		140 ^a		
26	T _{DRD(DRz)}	$\overline{RD}$ ↑ to Read Data Float Delay	70 ^a		45 ^a		40 ^a		2

NOTES:

- Parameter does not apply to Interrupt Acknowledge transactions.
- Float delay is defined as the time required for a $\pm 0.5V$ change at the output with a maximum dc load and minimum ac load.
- *Timings are preliminary and subject to change.
- †Units in nanoseconds (ns).

Number	Symbol	Parameter	4 MHz		6 MHz		8 MHz		Notes ¹
			Min	Max	Min	Max	Min	Max	
27	T _{DAQR}	Address Required Valid to Read Data Valid Delay		300 ^a		280 ^a		220 ^a	
28	T _{WWR}	$\overline{WR}$ Low Width		240 ^a		200 ^a		160 ^a	
29	T _{DAWR}	Write Data to $\overline{WR}$ ↓ Setup Time		10 ^a		10 ^a		10 ^a	
30	T _{DAWR}	Write Data to $\overline{WR}$ ↑ Hold Time	0 ^c		0 ^c		0 ^c		
31	T _{DAWR}	$\overline{WR}$ ↓ to Write Valid Delay		240 ^a		200 ^a		170 ^a	4
32	T _{DAWR}	$\overline{WR}$ ↓ to Write Valid Delay		240 ^a		200 ^a		170 ^a	4
33	T _{DAWR(REQ)}	$\overline{WR}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
34	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
35	T _{DAWR(REQ)}	$\overline{WR}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
36	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
37	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
38	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
39	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
40	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
41	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
42	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
43	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
44	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
45	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
46	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
47	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
48	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	
49	T _{DAWR(REQ)}	$\overline{RD}$ ↓ to $\overline{WR(REQ)}$ Not Valid Delay		240 ^a		200 ^a		170 ^a	


NOTES:

- Parameter applies only between transactions involving the SCC.
- Open-drain output, measured with open-drain test load.
- Parameter is system dependent. For any ECC in the delay chain, T_{DAWR(REQ)} must be greater than the sum of T_{DAWR(REQ)} for the highest priority of the delay chain, T_{DAWR(REQ)} for the SCC, and T_{DAWR(REQ)} for each device separating them in the delay chain.
- *Timings are preliminary and subject to change.
- †Units in nanoseconds (ns).

- Tested
- Guaranteed by Design
- Guaranteed by Characterization

Z8030/Z8530 GENERAL TIMING AC CHARACTERISTICS

Z8030 Timing



a Tested
b Guaranteed by Design
c Guaranteed by Characterization

Number	Symbol	Parameter	4 MHz		6 MHz		8 MHz		Notes*†
			Min	Max	Min	Max	Min	Max	
1	TdPC(REQ)	PCLK ↓ to W/REQ Valid Delay		250 ^a		250 ^a		250 ^a	
2	TdPC(W)	PCLK ↓ to Wait Inactive Delay		350 ^a		350 ^a		350 ^a	
3	TdRXC(PC)	RxC ↑ to PCLK ↑ Setup Time (PCLK + 4 case only)	80	TwPCL ^c	70	TwPCL ^c	60	TwPCL ^c	1,4
4	TdRDX(RXC)	RxD to RxC ↑ Setup Time (X1 Mode)	0 ^a	0 ^a	0 ^a	0 ^a	0 ^a	0 ^a	1
5	TdRDX(RXC)	RxD to RxC ↑ Hold Time (X1 Mode)	150 ^a		150 ^a		150 ^a		1
6	TdRDX(RXC)	RxD to RxC ↓ Setup Time (X1 Mode)	0 ^a	0 ^a	0 ^a	0 ^a	0 ^a	0 ^a	1,5
7	TdRDX(RXC)	RxD to RxC ↓ Hold Time (X1 Mode)	150 ^c	150 ^c	150 ^c	150 ^c	150 ^c	150 ^c	1,5
8	TdSY(RXC)	SYNC to RxC ↑ Setup Time	-200 ^a	-200 ^a	-200 ^a	-200 ^a	-200 ^a	-200 ^a	1
9	TdSY(RXC)	SYNC to RxC ↑ Hold Time	3TcPC ^c	3TcPC ^c	3TcPC ^c	3TcPC ^c	3TcPC ^c	3TcPC ^c	
10	TdTXC(PC)	TxC ↓ to PCLK ↑ Setup Time	0 ^a	0 ^a	0 ^a	0 ^a	0 ^a	0 ^a	2,4
11	TdTXC(TXD)	TxC ↓ to TxD Delay (X1 Mode)	300 ^a	230 ^a	300 ^a	230 ^a	300 ^a	230 ^a	2
12	TdTXC(TXD)	TxC ↑ to TxD Delay (X1 Mode)	300 ^a	230 ^a	300 ^a	230 ^a	300 ^a	230 ^a	2,5
13	TdTXD(TRX)	TxD to TRxC Delay (Send Clock Echo)	200 ^a	200 ^a	200 ^a	200 ^a	200 ^a	200 ^a	
14	TwRTXh	RTxC High Width	180 ^a	180 ^a	180 ^a	150 ^a	150 ^a	150 ^a	6
15	TwRTXi	RTxC Low Width	180 ^a	180 ^a	180 ^a	150 ^a	150 ^a	150 ^a	6
16	TcRTX	RTxC Cycle Time (RxD, TxD)	1000 ^a	640 ^a	640 ^a	500 ^a	500 ^a	500 ^a	6,7
17	TcRTXX	Crystal Oscillator Period	250 ^c	1000 ^c	165 ^c	1000 ^c	125 ^c	1000 ^c	3
18	TwTRXh	TRxC High Width	180 ^a	180 ^a	180 ^a	150 ^a	150 ^a	150 ^a	6
19	TwTRXi	TRxC Low Width	180 ^a	180 ^a	180 ^a	150 ^a	150 ^a	150 ^a	6
20	TcTRX	TRxC Cycle Time	1000 ^a	640 ^a	640 ^a	500 ^a	500 ^a	500 ^a	6,7
21	TwEXT	DCD or CTS Pulse Width	200 ^a	200 ^a	200 ^a	200 ^a	200 ^a	200 ^a	
22	TwSY	SYNC Pulse Width	200 ^a	200 ^a	200 ^a	200 ^a	200 ^a	200 ^a	

NOTES

1. RxC is RTxC or TRxC, whichever is supplying the receive clock.
2. TxC is TRxC or RTxC, whichever is supplying the transmit clock.
3. Both RTxC and SYNC have 30 pF capacitors to ground connected to them.
4. Parameter applies only if the data rate is one-fourth the PCLK rate. In all other cases, no phase relationship between RxC and PCLK or TxC and PCLK is required.
5. Parameter applies only to FM encoding/decoding.
6. Parameter applies only for transmitter and receiver; PLL and baud rate generator timing requirements are identical to case PCLK requirements.
7. The maximum receive or transmit data is 1/4 PCLK.

*Timings are preliminary and subject to change.

†Units in nanoseconds (ns)

[illegible]