
PIN CONFIGURATION FOR WF1M32B-XG2UX3


TOP VIEW



PIN DESCRIPTION

1/00-31	Data Inputs/Outputs
A0-19	Address Inputs
WE1-4#	Write Enables
CS1-4#	Chip Selects
OE#	Output Enable
RESET#	Reset/Powerdown
Vcc	Power Supply
GND	Ground

BLOCK DIAGRAM



The Microsemi 68 lead G2U CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2U has the TCE and lead inspection advantage of the CQFP form.

ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Operating Temperature (M, Q)	-55 to +125	°C
Supply Voltage Range (Vcc)	-0.5 to +4.0	V
Signal Voltage Range	-0.5 to Vcc +0.5	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Endurance (write/erase cycles)	1,000,000 min.	cycles

NOTES:

CAPACITANCE

 $T_A = +25^{\circ}C$

Parameter	Symbol	Conditions	Max	Unit
OE# capacitance	COE	V _{IN} = 0 V, f = 1.0 MHz	50	pF
WE1-4# capacitance	Cwe	V _{IN} = 0 V, f = 1.0 MHz	20	pF
CS1-4# capacitance	Ccs	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	3.0	3.6	V
Input High Voltage	VIH	0.7 x Vcc	Vcc + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	°C
Operating Temp. (Ind.)	TA	-40	+85	°C
Operating Temp. (Com.)	TA	0	+70	°C

DATA RETENTION

Parameter	Test Conditions	Min	Unit
Minimum Pattern Data Retention	150°C	10	Years
Time	125°C	20	Years

DC CHARACTERISTICS - CMOS COMPATIBLE

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	lu	Vcc = Vcc MAX, VIN = GND or Vcc		10	μA
Output Leakage Current	ILOx32	Vcc = Vcc max, Vout = GND or Vcc		10	μA
Vcc Active Current for Read (1)	Icc1	CS# = VIL, OE# = VIH, f = 5MHz		120	mA
Vcc Active Current for Program or Erase (2)	Icc2	CS# = VIL, OE# = VIH		140	mA
Vcc Standby Current	Іссз	CS#, RESET# = Vcc ± 0.3V		200	μA
Output Low Voltage	VoL	I _{OL} =4.0 mA, V _{CC} = V _{CC MIN}		0.45	V
Output High Voltage	V _{OH1}	I _{OH} = -2.0 mA, V _{CC} = V _{CC MIN}	2.4		V
Low Vcc Lock-Out Voltage (3)	VLKO		2.3	2.5	V

NOTES:

- 1. The current listed as typically less than 8 mA/MHz, with OE# at V_{IH} .
- 2. Icc active while Embedded Algorithm (program or erase) is in progress.
- 3. Guaranteed by design, but not tested.

Stresses above the absolute maximum rating may cause permanent damage to the device.
 Extended operation at the maximum levels may degrade performance and affect reliability.


AC CHARACTERISTICS - WRITE/ERASE/PROGRAM OPERATIONS - CS# CONTROLLED

Parameter	Syn	Symbol		00	-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	tavav	twc	100		120		150		ns
Write Enable Setup Time	twlel	tws	0		0		0		ns
Chip Select Pulse Width	teleh	tcp	50		50		50		ns
Address Setup Time	tavel	tas	0		0		0		ns
Data Setup Time	toven	tos	50		50		50		ns
Data Hold Time	tehdx	tон	0		0		0		ns
Address Hold Time	telax	tан	50		50		50		ns
Chip Select Pulse Width High	tehel	tсрн	20		20		20		ns
Duration of Byte Programming Operation (1)	twnwh1			300		300		300	μs
Sector Erase Time	twhwh2			21		21		21	sec
Read Recovery Time (2)	tghel		0		0		0		μs
Chip Programming Time				50		50		50	sec

NOTES:

- 1. Typical value for twhwh1 is 9µs.
- 2. Guaranteed by design, but not tested.

AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Тур	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 2.5	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

Vz is programmable from -2V to +7V.

lol & loн programmable from 0 to 16mA.

Tester Impedance Z0 = 75 Ω .

Vz is typically the midpoint of VoH and VoL.

 $\ensuremath{\text{lo}\text{L}}$ & $\ensuremath{\text{lo}\text{H}}$ are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

AC CHARACTERISTICS - WRITE/ERASE/PROGRAM OPERATIONS - WE# CONTROLLED

Parameter	Syn	Symbol		00	-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	tavav	twc	100		120		150		ns
Chip Select Setup Time	telwl	tcs	0		0		0		ns
Write Enable Pulse Width	twLwH	twp	50		50		65		ns
Address Setup Time	tavwl	tas	0		0		0		ns
Data Setup Time	tоvwн	tos	50		50		65		ns
Data Hold Time	twndx	tон	0		0		0		ns
Address Hold Time	twlax	tан	50		50		65		ns
Write Enable Pulse Width High	twnwL	twph	30		30		35		ns
Duration of Byte Programming Operation (1)	twnwh1			300		300		300	μs
Sector Erase	twhwh2			15		15		15	sec
Read Recovery Time before Write (3)	tghwl		0		0		0		μs
Vcc Setup Time	tvcs		50		50		50		μs
Chip Programming Time				50		50		50	sec
Output Enable Setup Time		toes	0		0		0		ns
Output Enable Hold Time (2)		tоен	10		10		10		ns

NOTES:


- 1. Typical value for twhwh1 is 9µs.
- 2. For Toggle and Data Polling.
- 3. Guaranteed by design, but not tested.

AC CHARACTERISTICS – READ-ONLY OPERATIONS


Parameter	Symbol -100		00	-120		-150		Unit	
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	tavav	trc	100		120		150		ns
Address Access Time	tavqv	tacc		100		120		150	ns
Chip Select Access Time	tELQV	tce		100		120		150	ns
Output Enable to Output Valid	tglqv	toE		40		50		55	ns
Chip Select High to Output High Z (1)	tehqz	tor		30		30		40	ns
Output Enable High to Output High Z (1)	tghqz	tor		30		30		40	ns
Output Hold from Addresses, CS# or OE# Change, whichever is First (1)	taxqx	tон	0		0		0		ns

^{1.} Guaranteed by design, not tested.


AC WAVEFORMS FOR READ OPERATIONS




WRITE/ERASE/PROGRAM OPERATION, WE# CONTROLLED




AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS




AC WAVEFORMS FOR DATA# POLLING DURING EMBEDDED ALGORITHM OPERATIONS




ALTERNATE CS# CONTROLLED PROGRAMMING OPERATION TIMINGS




PACKAGE 510 - 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2U)



PACKAGE 404: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)



ORDERING INFORMATION



^{4337.17}E-0816-ss-WF1M32B-XXX3

Document Title

1Mx32 3.3V NOR FLASH MODULE

Revision History

Rev#	History	Release Date	Status
Rev 8	Changes (Pg. 1-14) 8.1 Change document layout from White Electronic Designs to Microsemi 8.2 Add document Revision History page	June 2011	Final
Rev 9	Changes (Pg. 1, 14) 9.1 Add "NOR" to headline	August 2011	Final
Rev 10	Changes (Pg. 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)	April 2012	Final
	10.1 Change "in byte mote" to "each chip" in the first sub-bullet under Sector Architecture10.2 Add "#" to WE1-4, CS1-4, OE and RESET in Pin Description on page 210.3 Add (M, Q) to Operation Temperature in Absolute Maximum Ratings chart		
	10.4 Add "#" to CS1-4 in Capacitance chart on page 3		
	10.5 Delete subhead from DC Characteristics – CMOS Compatible chart		
	10.6 Update DC Characteristics - CMOS Compatible chart		
	10.7 Update AC Characteristics chartCS# Controlled		
	10.8 Update AC Characteristics chartWE# Controlled		
	10.9 Update AC Characteristics chartRead-Only Operations		
	10.10 Update AC Waveforms For Read Operations diagram		
	10.11 Update Write/Erase/Program Operation, WE# Controlled diagram		
	10.12 Update AC Waveforms Chip/Sector Erase Operations diagram		
	10.13 Update AC Waveforms For Data# Polling During Embedded Algorithm Operations diagram		
	10.14 Alternate CS# Controlled Programming Operation Timings		
Rev 11	Changes (Pg. 1, 3, 12, 13)	June 2012	Final
	11.1 Change 66 pin package type from 400 (H1) to 401 (H)		
	11.2 Add commercial operating temperature to Recommended Operating Conditions chart		
Rev 12	Changes (Pg. 1)	December 2012	Final
	12.1 Delete 1.0mA standby		
Rev 13	Change (Pg. 13)	May 2014	Final
	13.1 Changed Device Grade "Q" description from "MIL-STD-883 Compliant" to "MIL-PRF-38534 Class H Compliant."		
Rev 14	Change (Pg. 13)	August 2014	Final
	14.1 Changed Device Grade "Q" description from "MIL-PRF-38534 Class H Compliant" to "Military Grade."		
Rev 15	Change (Pg. 12)	December 2014	Final
	15.1 Change 66 pin package type from 401 (H) to 404 (H1)		
Rev 16	Change (Pg. 11) (ECN 9936)	April 2016	Final
	16.1 Update package dimensions		
Rev 17	Changes (Pg. All) (ECN 10156)	August 2016	Final
	17.1 Change document layout from Microsemi to Mercury Systems	3	

