Contents VNH5200AS-E

Contents

1	Bloc	k diagra	am and pin description	5
2	Electrical specifications			
	2.1	Absolu	te maximum ratings	8
	2.2	Therma	al data	9
	2.3	Electric	cal characteristics	9
	2.4	Wavefo	orms	16
3	Арр	lication i	information	18
	3.1	Revers	se battery protection	19
4	Pacl	kage and	d PCB thermal data	21
	4.1	PCB ch	haracteristics	21
	4.2	Packag	ge thermal data	22
		4.2.1	Thermal characterization in steady state conditions	22
		4.2.2	Thermal characterization during transients	23
5	Pacl	kage and	d packing information	27
	5.1	ECOPA	ACK [®]	27
	5.2	SO-16	N mechanical data	27
6	Revi	sion his	story	29



VNH5200AS-E List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Block description	
Table 3.	Suggested connections for unused and not connected pins	
Table 4.	Pin definitions and functions	6
Table 5.	Pin functions description	7
Table 6.	Absolute maximum ratings	8
Table 7.	Thermal data	9
Table 8.	Power section	9
Table 9.	Logic inputs (INA, INB, ENA, ENB)	10
Table 10.	Switching (VCC = 13 V, RLOAD = 6.5 W)	10
Table 11.	Protections and diagnostics	
Table 12.	Current sense (9 V < VCC < 18 V)	11
Table 13.	Truth table in normal operating conditions	13
Table 14.	Truth table in fault conditions (detected on OUTA)	14
Table 15.	Electrical transient requirements (part 1)	15
Table 16.	Electrical transient requirements (part 2)	15
Table 17.	Electrical transient requirements (part 3)	15
Table 18.	Thermal model for junction temperature calculation in steady-state conditions	23
Table 19.	Thermal parameters	25
Table 20.	SO-16N mechanical data	28
Table 21.	Document revision history	29



List of figures VNH5200AS-E

List of figures

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	
Figure 3.	Current and voltage conventions	
Figure 4.	Definition of delay time	12
Figure 5.	Definition of the low-side switching times	13
Figure 6.	Definition of the high-side switching times	13
Figure 7.	Waveforms in full-bridge operation (part 1)	
Figure 8.	Waveforms in full-bridge operation (part 2)	17
Figure 9.	Typical application circuit	
Figure 10.	Behavior in fault condition (how a fault can be cleared)	19
Figure 11.	Half-bridge configuration	
Figure 12.	Multi-motors configuration	20
Figure 13.	PCB layout (top and bottom): footprint, 2+2+2 cm ² , 8+8+8 cm ²	21
Figure 14.	Chipset configuration in steady state conditions	22
Figure 15.	Auto and mutual R _{thi-amb} vs. PCB heat-sink area in open box free air condition	22
Figure 16.	Chipset configuration during transients	23
Figure 17.	HSD thermal impedance junction ambient single pulse	24
Figure 18.	LSD thermal impedance junction ambient single pulse	24
Figure 19.	Electrical equivalent model	
Figure 20	SO-16N package dimensions	27



1 Block diagram and pin description




Figure 1. Block diagram

Table 2. Block description

Name	Description
Logic control	Allows the turn-on and the turn-off of the high-side and the low-side switches according to the truth table.
Undervoltage	Shuts down the device for battery voltage lower than 5V.
High-side and low-side clamp voltage	Protect the high-side and the low-side switches from the high voltage on the battery line.
High-side and low-side driver	Drive the gate of the concerned switch to allow a proper $R_{DS(on)}$ for the leg of the bridge.
Current limitation	Limits the motor current in case of short circuit.
High-side and low-side overtemperature protection	In case of short-circuit with the increase of the junction temperature, it shuts down the concerned driver to prevent degradation and to protect the die.
Low-side overload detector	Detects when low side current exceeds shutdown current and latches off the concerned Low side.



DocID023424 Rev 9

Table 2. Block description (continued)

Name	Description
Fault detection	Signalizes the abnormal behaviour of the switch (output shorted to ground or output shorted to battery) by pulling down the concerned ENx/DIAGx pin.
Power limitation	Limits the power dissipation of the high-side driver inside safe range in case of short to ground condition.

Figure 2. Configuration diagram (top view)




Table 3. Suggested connections for unused and not connected pins

Connection / pin	Current sense	OUTx	INPUTx, DIAGx/ENx
Floating	Not allowed	Х	X
To ground	Through 1 kΩ resistor	Not allowed	Through 10 kΩ resistor

Table 4. Pin definitions and functions

Pin N°	Symbol	Function
1, 16	GND _A	Source of low-side switch A
2, 15	OUT _A	Source of high-side switch A / drain of low-side switch A
3	IN _A	Clockwise input
4, 5, 12	V_{CC}	Power supply voltage
6	IN _B	Counter clockwise input
7, 10	OUT _B	Source of high-side switch B / drain of low-side switch B
8, 9	GND _B	Source of low-side switch B
11	EN _B /DIAG _B	Status of high-side and low-side switches B. Open drain output.
13	CS	Output of current sense
14	EN _A /DIAG _A	Status of high-side and low-side switches A. Open drain output.

577

Table 5. Pin functions description

Name	Description
V _{CC}	Battery connection.
GND	Power ground.
OUT _A OUT _B	Power connections to the motor.
IN _A IN _B	Voltage controlled input pins with hysteresis, CMOS-compatible. These two pins control the state of the bridge in normal operation according to the truth table (brake to V_{CC} , brake to GND, clockwise and counterclockwise).
EN _A /DIAG _A EN _B /DIAG _B	Open drain bidirectional logic pins. These pins must be connected to an external pull up resistor. When externally pulled low, they disable half-bridge A or B. In case of fault detection (thermal shutdown of a high-side FET or excessive ON-state voltage drop across a low-side FET), these pins are pulled low by the device (see <i>Table 14: Truth table in fault conditions (detected on OUTA)</i>).
CS	Analog current sense output. This output delivers a current proportional to the motor current. The information can be read back as an analog voltage across an external resistor.



2 Electrical specifications




Figure 3. Current and voltage conventions

2.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 6: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	+ 40	V
I _{max}	Maximum output current (continuous)	Internally limited	Α
I _R	Reverse output current (continuous)	-15	Α
I _{IN}	Input current (IN _A and IN _B pins)	+/- 10	mA
I _{EN}	Enable input current (DIAG _A /EN _A and DIAG _B /EN _B pins)	+/- 10	mA
V _{CS}	Current sense maximum voltage	V _{CC} -40/+V _{CC}	V
V _{ESD}	Electrostatic discharge (Human body model: R=1.5 kΩ, C=100 pF)	2	kV
T _c	Junction operating temperature	-40 to 150	°C
T _{STG}	Storage temperature	-55 to 150	°C
I _{GND}	DC reverse ground pin current	200	mA

Table 6. Absolute maximum ratings



2.2 Thermal data

Table 7. Thermal data

Symbol	Parameter	Max. value	Unit
R _{thj-case}	Thermal resistance junction-case (per leg)	TBD	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	See Figure 15	°C/W

2.3 Electrical characteristics

Values specified in this section are for V_{CC} = 9 V up to 18 V; -40 °C < T_j < 150°C, unless otherwise specified.

Table 8. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{CC}	Operating supply voltage		5.5		18	V
	Supply current	Off-state with all fault cleared and ENx = 0 (standby) $IN_A = IN_B = 0; T_j = 25^{\circ}C;$ $V_{CC} = 13 \text{ V}$		3	6	μΑ
I _S		Off-state with all fault cleared and ENx = 0 (standby) IN _A = IN _B = 0; V_{CC} = 13 V; T_j = -40°C to 150°C			10	μA
		Off-state (no standby) $IN_A = IN_B = 0$; $ENx = 5 V$; $T_j = -40$ °C to 150°C			5	mA
		On-state: IN _A or IN _B = 5 V		3	6	mA
Б	Ctatic high aids registance	I _{OUT} = 2 A; T _j = 25°C		110		mΩ
R _{ONHS}	Static high-side resistance	$I_{OUT} = 2 \text{ A}; T_j = -40 \text{ to } 150^{\circ}\text{C}$			250	mΩ
D	Static low-side resistance	I _{OUT} = 2 A; T _j = 25°C		75		mΩ
R _{ONLS}		$I_{OUT} = 2 \text{ A}; T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$			150	mΩ
V _f	Free-wheeling diode forward voltage	I _{OUT} = -2 A; T _j = 150°C		0.7	0.9	V
I _{L(off)}	High-side off-state output	$T_j = 25^{\circ}C; V_{OUTX} = EN_X = 0 V;$ $V_{CC} = 13 V$	0		3	μA
	current (per channel)	$T_j = 125$ °C; $V_{OUTX} = EN_X = 0 V$; $V_{CC} = 13 V$	0		5	μΑ



Table 9. Logic inputs (INA, INB, ENA, ENB)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input low level voltage	Normal operation (DIAG _X /EN _X pin acts as an input pin)			0.9	٧
V _{IH}	Input high level voltage	Normal operation (DIAG _X /EN _X pin acts as an input pin)	2.1			V
V _{IHYST}	Input hysteresis voltage	Normal operation (DIAG _X /EN _X pin acts as an input pin)	0.15			V
V	Input clamp voltage	I _{IN} = 1 mA	5.5	6.3	7.5	V
V _{ICL}		I _{IN} = -1 mA	-1.0	-0.7	-0.3	V
I _{INL}	Input current	V _{IN} = 0.9 V	1			μΑ
I _{INH}	Input current	V _{IN} = 2.1 V			10	μΑ
V _{DIAG}	Enable output low level voltage	Fault operation (DIAG _X /EN _X pin acts as an output pin); I _{EN} = 1 mA			0.4	٧

Table 10. Switching (V_{CC} = 13 V, R_{LOAD} = 6.5 Ω)

2 1 00 1 2012							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time	Input rise time < 1µs (see <i>Figure 6</i>)		50		μs	
t _{d(off)}	Turn-off delay time	Input rise time < 1µs (see <i>Figure 6</i>)		120		μs	
t _r	Rise time	See Figure 5		0.8		μs	
t _f	Fall time	See Figure 5		33		μs	
t _{DEL}	Delay time during change of operating mode		200	400	1600	μs	

Table 11. Protections and diagnostics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{USD}	Undervoltage shutdown			4	5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		٧
I _{LIM_H}	High-side current limitation		8	12	16	Α
I _{SD_LS}	Shutdown LS current		8	15	23	Α
V _{CLPH}	High-side clamp voltage (V_{CC} to $OUT_A = 0$ or $OUT_B = 0$)	$I_{OUT} = 100 \text{ mA};$ $t_{clamp} = 1 \text{ ms}$	41	46	52	V
V _{CLPLS}	Low-side clamp voltage (OUT _A = V_{CC} or OUT _B = V_{CC} to GND)	$I_{OUT} = 100 \text{ mA};$ $t_{clamp} = 1 \text{ ms}$	41	46	52	\
T _{TSD_HS}	High-side thermal shutdown temperature	V _{IN} = 2.1 V	150	175	200	ů
T _{TR_HS}	High-side thermal reset temperature		135			ů
T _{HYST_HS}	High-side thermal hysteresis (T _{SD_HS} - T _{R_HS})			7		°C
T _{TSD_LS}	Low-side thermal shutdown temperature	V _{IN} = 0 V	150	175	200	°C
V _{CLP}	Total clamp voltage (V _{CC} to GND)	$I_{OUT} = 100 \text{ mA};$ $t_{clamp} = 1 \text{ ms}$	41	46	52	V
t _{SD_LS}	Time to shutdown for the low-side			10		μs

Table 12. Current sense (9 V < V_{CC} < 18 V)

Symbol	Parameter	Parameter Test conditions		Тур.	Max.	Unit
Κ ₀	I _{OUT} /I _{SENSE}	$I_{OUT} = 0.075 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	990	1600	2330	
К ₁	I _{OUT} /I _{SENSE}	$I_{OUT} = 0.25 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	860	1450	2000	
K ₂	I _{OUT} /I _{SENSE}	$I_{OUT} = 2 \text{ A; } V_{SENSE} = 1 \text{ V;}$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	890	1140	1270	
К ₃	I _{OUT} /I _{SENSE}	$I_{OUT} = 6 \text{ A}; V_{SENSE} = 4 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	900	1080	1300	
$dK_0/K_0^{(1)}$	Analog sense current drift	$I_{OUT} = 0.075 \text{ A; } V_{SENSE} = 0.5 \text{ V;}$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-20		20	%
dK ₁ /K ₁ ⁽¹⁾	Analog sense current drift	$I_{OUT} = 0.25 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	-30		30	%
dK ₂ /K ₂ ⁽¹⁾	Analog sense current drift	$I_{OUT} = 2 \text{ A; } V_{SENSE} = 1 \text{ V;}$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-14		14	%
dK ₃ /K ₃ ⁽¹⁾	Analog sense current drift	$I_{OUT} = 6 \text{ A}; V_{SENSE} = 4 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-14		14	%
V _{SENSE}	Max analog sense output voltage	$I_{OUT} = 2 \text{ A}; R_{SENSE} = 10 \text{ K}\Omega$	5			V




DocID023424 Rev 9 11/31

Table 12. Current sense (9 V < V_{CC} < 18 V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SENSE0}	Analog sense leakage current	$I_{OUT} = 0 \text{ A}; V_{SENSE} = 0 \text{ V}; V_{IN} = 0 \text{ V};$ $T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	0		5	μΑ
		$V_{IN} = 5 \text{ V}; T_j = -40^{\circ}\text{C to.}150^{\circ}\text{C}$	0		5	μΑ

^{1.} Analog sense current drift is deviation of factor K for a given device over (-40 °C to 150 °C and 9 V < V_{CC} < 18 V) with respect to its value measured at T_J = 25 °C, V_{CC} = 13 V.

Figure 4. Definition of delay time







Figure 5. Definition of the low-side switching times






Table 13. Truth table in normal operating conditions

INA	IN _B	DIAG _A /EN _A	DIAG _B /EN _B	OUTA	OUTB	CS	Operating mode			
1	1			Ц	Н	High Imp.	Brake to V _{CC}			
'	0	1	1	1	1	1	'''	L	1 1/1/2	Clockwise (CW)
0	1	1					•	•	'	
	0			L	High Imp.	Brake to GND				



DocID023424 Rev 9

Table 14. Truth table in fault conditions (detected on OUT_A)

IN _A	IN _B	DIAG _A /EN _A	DIAG _B /EN _B	OUT _A	OUTB	CS (V _{CSD} =0V)
1	1				Н	High Imp.
'	0		1		L	Tilgitiliip.
0	1	0	I	OPEN	Н	I _{OUTB} /K
U	0				L	High Imp
Х	Х		0		OPEN	High Imp.
		Fault Inf	ormation	Protecti	on Action	

Note: In normal operating conditions the $DIAG_X/EN_X$ pin is considered as an input pin by the device. This pin must be externally pulled high.



100ms, 0.01Ω

400ms, 2Ω

4

5b⁽²⁾

-6V

+65V

Burst cycle/pulse ISO 7637-2: Test levels⁽¹⁾ Number of Delays and repetition time 2004(E) pulses or **Impedance** Test pulse test times Ш I۷ Min. Max. 1 -75V -100V 5000 pulses 0.5s $\text{2 ms, } 10\Omega$ 5s 50 μ s, 2 Ω 2a +37V +50V 5000 pulses 0.2s 5s -100V -150V 100ms $0.1\mu s$, 50Ω За 1h 90ms 3b +75V +100V 1h 90ms 100ms $0.1\mu s, 50\Omega$

1 pulse

1 pulse

Table 15. Electrical transient requirements (part 1)

-7V

+87V

Table 16. Electrical transient requirements (part 2)

ISO 7637-2: 2004(E)	Test level results ⁽¹⁾				
Test pulse	III	IV			
1	С	С			
2a	С	С			
3a	С	С			
3b	С	С			
4	С	С			
5b ⁽²⁾	С	С			

^{1.} The above test levels must be considered referred to V_{CC} = 13.5 V except for pulse 5b.

Table 17. Electrical transient requirements (part 3)

Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.




^{1.} The above test levels must be considered referred to V_{CC} = 13.5 V except for pulse 5b.

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

2.4 Waveforms

Figure 7. Waveforms in full-bridge operation (part 1)








Figure 8. Waveforms in full-bridge operation (part 2)



3 Application information

In normal operating conditions the $DIAG_X/EN_X$ pin is considered as an input pin by the device. This pin must be externally pulled high.




Figure 9. Typical application circuit

Note:

The value of the blocking capacitor (C) depends on the application conditions. Stored energy of the motor inductance may fly back into the blocking capacitor, if the bridge driver goes into 3-state. This causes a hazardous overvoltage if the capacitor is not big enough. As basic orientation, $500 \, \mu F$ per $10 \, A$ load current is recommended.

In case of a fault condition the DIAG_X/EN_X pin is considered as an output pin by the device.

The fault conditions are:

- Overtemperature on one or both high-sides
- Short to battery condition on the output (overcurrent detection on the low-side Power MOSFET)

Possible origins of fault conditions may be:

 OUT_A is shorted to ground \to overtemperature detection on high-side A

 OUT_A is shorted to $\mathsf{V}_\mathsf{CC} \to \mathsf{low}\text{-side}$ Power MOSFET overcurrent detection

When a fault condition is detected, the user can identify which power element is in fault by monitoring the IN_A , IN_B , $DIAG_A/EN_A$ and $DIAG_B/EN_B$ pins.

In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn on the respective output (OUT_X) again, the input signal must rise from low to high level.

57/




Figure 10. Behavior in fault condition (how a fault can be cleared)

Note:

In case the fault condition is not removed, the procedure for unlatching and sending the device in Stby mode is:

- Clear the fault in the device (toggle: IN_A if $EN_A = 0$ or IN_B if $EN_B = 0$)
- Pull low all inputs and Diag/EN pins within t_{DEL}.

If the Diag/En pins are already low the fault can be cleared simply by toggling the input. The device enters in stby mode as soon as the fault is cleared.

3.1 Reverse battery protection

Three possible solutions can be considered:

- A Schottky diode D connected to V_{CC} pin
- An N-channel MOSFET connected to the GND pin (see Figure 9: Typical application circuit)
- A P-channel MOSFET connected to the V_{CC} pin

The device sustains no more than -15 A in reverse battery conditions because of the two Body diodes of the Power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH5200AS-E is pulled down to the V_{CC} line (approximately -1.5 V).

Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If I_{Rmax} is the maximum target reverse current through microcontroller I/Os, series resistor is:

$$R = \frac{V_{IOs} - V_{CC}}{I_{Rmax}}$$



DocID023424 Rev 9




Figure 11. Half-bridge configuration

Note:

The VNH5200AS-E can be used as a high power half-bridge driver achieving an On resistance per leg of 90 m Ω .




Figure 12. Multi-motors configuration


Note:

The VNH5200AS-E can easily be designed in multi-motors driving applications such as seat positioning systems where only one motor must be driven at a time. $DIAG_X/EN_X$ pins allow to put unused half-bridges in high impedance.

4 Package and PCB thermal data

4.1 PCB characteristics

Figure 13. PCB layout (top and bottom): footprint, 2+2+2 cm², 8+8+8 cm²



Note:

Board finish thickness 1.6 mm +/- 10%, double layer, dimensions 77x86 mm, material FR4; Cu thickness 70 μ m (both front and back side); Thermal vias separation 1.2 mm, thermal via diameter 0.3 mm +/- 0.08 mm; Cu thickness on vias 0.025 mm.



DocID023424 Rev 9

4.2 Package thermal data

4.2.1 Thermal characterization in steady state conditions

Figure 14. Chipset configuration in steady state conditions





Figure 15. Auto and mutual $R_{thj-amb}$ vs. PCB heat-sink area in open box free air condition



577


Table 18. Thermal model for junction temperature calculation in steady-state conditions

HSA	HS _B	LSA	LS _B	T _{jHSAB}	T _{jLSA}	T _{jLSB}
ON	OFF	OFF	ON	$P_{dHSA} \cdot R_{th1} + P_{dLSB} \cdot R_{th13} + T_{amb}$	$P_{dHSA} \cdot R_{th12} + P_{dLSB} \cdot R_{th23} + T_{amb}$	P _{dHSA} • R _{th13C} + P _{dLSB} • R _{th3} + T _{amb}
OFF	ON	ON	OFF	$P_{dHSB} \cdot R_{th1} + P_{dLSA} \cdot R_{th12} + T_{amb}$	$P_{dHSB} \cdot R_{th12} + P_{dLSA} \cdot R_{th2} + T_{amb}$	$\begin{array}{c} P_{\text{dHSAB}} \bullet R_{\text{th13}} + P_{\text{dLSA}} \\ \bullet R_{\text{th23}} + T_{\text{amb}} \end{array}$

4.2.2 Thermal characterization during transients

$$\begin{split} T_{hs} &= Pd_{hs} \bullet Z_{hs} + Z_{hsls} \bullet (Pd_{lsA} + Pd_{lsB}) + T_{amb} \\ T_{lsA} &= Pd_{lsA} \bullet Z_{ls} + Pd_{hs} \bullet Z_{hsls} + Pd_{lsB} \bullet Z_{lsls} + T_{amb} \\ T_{lsB} &= Pd_{lsB} \bullet Z_{ls} + Pd_{hs} \bullet Z_{hsls} + Pd_{lsA} \bullet Z_{lsls} + T_{amb} \end{split}$$

Figure 16. Chipset configuration during transients



57





Figure 17. HSD thermal impedance junction ambient single pulse





577




Figure 19. Electrical equivalent model

Table 19. Thermal parameters

Heat-sink area per chip (cm²)	Footprint	2	8
R1 (°C/W)	4.5		
R2 (°C/W)	14		
R3 (°C/W)	26	18	18
R4 (°C/W)	42	12	12
R5 (°C/W)	75	48	32
R6 (°C/W)	4.5		
R7 (°C/W)	6.5		
R8 (°C/W)	14		
R9 (°C/W)	35		
R10 (°C/W)	68	48	48
R11 (°C/W)	103	100	68
R12 (°C/W)	6.5		
R13 (°C/W)	14		
R14 (°C/W)	35		
R15 (°C/W)	68	48	48
R16 (°C/W)	103	100	68
R17 (°C/W)	150	120	120
R18 (°C/W)	150	120	120
R19 (°C/W)	180	150	150
R20 (°C/W)	180	150	150



DocID023424 Rev 9

Table 19. Thermal parameters (continued)

Heat-sink area per chip (cm²)	Footprint	2	8
R21 (°C/W)	4000	2000	2000
C1 (W·s/°C)	0.001		
C2 (W·s/°C)	0.02		
C3 (W·s/°C)	0.15		
C4 (W·s/°C)	0.2	0.5	1
C5 (W·s/°C)	1.5	2	6
C6 (W·s/°C)	0.001		
C7 (W·s/°C)	0.0005		
C8 (W·s/°C)	0.015		
C9 (W·s/°C)	0.04		
C10 (W·s/°C)	0.08	0.15	0.15
C11 (W·s/°C)	1	2.5	3
C12 (W·s/°C)	0.0005		
C13 (W·s/°C)	0.015		
C14 (W·s/°C)	0.04		
C15 (W·s/°C)	0.08	0.15	0.15
C16 (W·s/°C)	1	2.5	3



5 Package and packing information

5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.

5.2 SO-16N mechanical data

Figure 20. SO-16N package dimensions SEATING PLANE 0,25 mm GAGE PLANE С Ε E1 Α1 \circ 200 GAPGCFT00818

57/

DocID023424 Rev 9

Table 20. SO-16N mechanical data

Cumhal		Millimeters	
Symbol	Min.	Тур.	Max.
А			1.75
A1	0.10		0.25
A2	1.25		
b	0.31		0.51
С	0.17		0.25
D	9.80	9.90	10.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
е		1.27	
h	0.25		0.50
L	0.40		1.27
k	0		8
ccc			0.10

VNH5200AS-E Revision history

6 Revision history

Table 21. Document revision history

Date	Revision	Changes
03-Jul-2012	1	Initial release.
20-Mar-2013	2	Updated Figure 2: Configuration diagram (top view) Added Table 3: Suggested connections for unused and not connected pins Table 4: Pin definitions and functions: - pins 11 and 14: updated symbol and functions Table 8: Power section: - R _{ONHS} , R _{ONLS} : updated values - I _{RM} : removed row Table 10: Switching (VCC = 13 V, RLOAD = 6.5 W): - t _r , t _f : updated values - t _{rr} : removed row Table 11: Protections and diagnostics: - V _{USD} , I _{SD_LS} : updated values - T _{TSD_HS} , T _{TR_HS} , T _{HYST_HS} : updated symbol name and parameter - T _{TSD_LS} : updated test conditions Table 12: Current sense (9 V < VCC < 18 V): - K ₀ , K ₁ , K ₂ , K ₃ , dK ₂ /K ₂ , dK ₃ /K ₃ : updated values - V _{SENSE} : updated test conditions - I _{SENSE0} : removed test conditions and updated value Added Figure 5: Definition of the low-side switching times
14-June-2013	3	Updated Description and Table 8.
18-Sep-2013	4	Updated disclaimer.
26-Feb-2014	5	Updated Features list Added Figure 4: Definition of delay time Updated Figure 5: Definition of the low-side switching times Added Section 2.4: Waveforms and Chapter 3: Application information
16-May-2014	6	Updated document title Added Chapter 4: Package and PCB thermal data
14-Apr-2015	7	Table 8: Power section: - R _{ONHS} , R _{ONLS} : updated value Table 12: Current sense (9 V < VCC < 18 V): - K _x , dK _x /K _x : updated values



Revision history VNH5200AS-E

Table 21. Document revision history (continued)

Date	Revision	Changes
21-Oct-2015	8	Table 6: Absolute maximum ratings: - I _{GND} : removed row Table 8: Power section: - V _f : updated parameter Table 11: Protections and diagnostics: - V _{CLPH} , V _{CLPLS} , V _{CLP} : updated test conditions Table 12: Current sense (9 V < VCC < 18 V): - K ₀ , K ₁ , K ₂ , K ₃ : updated values Table 20: SO-16N mechanical data: - ccc: updated values
11-Nov-2015	9	Table 6: Absolute maximum ratings: — I _{GND} : added row



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



DocID023424 Rev 9