Contents VN5E016AH-E

Contents

1	Bloc	k diagram and pin description	5
2	Elec	trical specifications	7
	2.1	Absolute maximum ratings	7
	2.2	Thermal data	8
	2.3	Electrical characteristics	9
	2.4	Waveforms 1	18
	2.5	Electrical characteristics curves	21
3	Арр	lication information	24
	3.1	GND protection network against reverse battery	24
		3.1.1 Solution 1: resistor in the ground line (RGND only)	24
		3.1.2 Solution 2: a diode (DGND) in the ground line	25
	3.2	Load dump protection	25
	3.3	MCU I/Os protection	25
	3.4	Current sense and diagnostic	26
		3.4.1 Short to VCC and OFF-state open-load detection	27
	3.5	Maximum demagnetization energy (VCC = 13.5V)	28
4	Pack	kage and PC board thermal data	29
	4.1	HPak thermal data	29
5	Pack	kage and packing information	32
	5.1	ECOPACK [®] 3	32
	5.2	Packing information	34
6	Orde	er codes 3	35
7	Revi	sion history	36

VN5E016AH-E List of tables

List of tables

Table 1.	Pin functions	5
Table 2.	Suggested connections for unused and not connected pins	6
Table 3.	Absolute maximum ratings	7
Table 4.	Thermal data	8
Table 5.	Power section	9
Table 6.	Switching (V _{CC} = 13 V, T _i = 25 °C)	9
Table 7.	Logic Inputs	
Table 8.	Protection and diagnostics	10
Table 9.	Current sense (8 V < V _{CC} < 18 V)	11
Table 10.	Open-load detection (8 V < V _{CC} < 18 V)	12
Table 11.	Truth table	16
Table 12.	Electrical transient requirements (part 1)	17
Table 13.	Electrical transient requirements (part 2)	17
Table 14.	Electrical transient requirements (part 3)	17
Table 15.	Thermal parameter	31
Table 16.	Package mechanical data	33
Table 17.	Device summary	35
Table 18	Document revision history	36



List of figures VN5E016AH-E

List of figures

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view) not in scale	. 6
Figure 3.	Current and voltage conventions	. 7
Figure 4.	Current sense delay characteristics	13
Figure 5.	Open-load Off-state delay timing	13
Figure 6.	Switching characteristics	13
Figure 7.	Delay response time between rising edge of output current and rising edge of current sen	se
	(CS enabled)	14
Figure 8.	Output voltage drop limitation	14
Figure 9.	I _{OUT} /I _{SENSE} vs I _{OUT}	15
Figure 10.	Maximum current sense ratio drift vs load current ⁽¹⁾	15
Figure 11.	Normal operation	
Figure 12.	Overload or Short to GND	
Figure 13.	Intermittent overload	
Figure 14.	OFF-state open-load with external circuitry	
Figure 15.	Short to V _{CC}	
Figure 16.	T _J evolution in overload or short to GND	
Figure 17.	Off-state output current	
Figure 18.	High level input current	
Figure 19.	Input clamp level	
Figure 20.	Input low level	
Figure 21.	Input high level	
Figure 22.	Input hysteresis voltage	
Figure 23.	On-state resistance vs T _{case}	
Figure 24.	On-state resistance vs V _{CC}	
Figure 25.	Undervoltage shutdown	
Figure 26.	Turn-on voltage slope	
Figure 27.	I _{LIMH} vs T _{case}	
Figure 28.	Turn-off voltage slope	
Figure 29.	CS_DIS high level voltage	
Figure 30.	CS_DIS clamp voltage	
Figure 31.	CS_DIS low level voltage	
Figure 32.	Application schematic	
Figure 33.	Current sense and diagnostic	26
Figure 34.	Maximum turn off current versus inductance ⁽¹⁾	
Figure 35.	PC board ⁽¹⁾	
Figure 36.	Rthj-amb Vs. PCB copper area in open box free air condition	
Figure 37.	HPak thermal impedance junction ambient single pulse	30
Figure 38.	Thermal fitting model of a single channel HSD in HPak ⁽¹⁾	
Figure 39.	Package dimension	
Figure 40.	HPAK tube shipment (no suffix)	
Figure 41.	HPAK tape and reel (suffix "TR")	34

1 Block diagram and pin description

Figure 1. Block diagram




Table 1. Pin functions

Name	Function
V _{CC}	Battery connection
OUTPUT	Power output ⁽¹⁾
GND	Ground connection
INPUT	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state
CURRENT SENSE	Analog current sense pin, delivers a current proportional to the load current
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin

^{1.} Pins 1 and 7 must be externally tied together.




Figure 2. Configuration diagram (top view) not in scale

Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current sense	Output	Input	CS_DIS			
Floating	Not allowed	X	X	X			
To ground	Through 1 kΩ resistor	Through 22 kΩ resistor	Through 10 kΩ resistor	Through 10 kΩ resistor			

2 Electrical specifications




Figure 3. Current and voltage conventions

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	41	V
-V _{CC}	Reverse DC supply voltage	0.3	V
I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	DC output current	Internally limited	Α
-l _{OUT}	Reverse DC output current	20	Α
I _{IN}	DC input current	-1 to 10	mA
I _{CSD}	DC current sense disable input current	-1 to 10	mA
V _{CSENSE}	Current sense maximum voltage (V _{CC} >0)	V _{CC} -41 +V _{CC}	V V
E _{MAX}	Maximum switching energy (single pulse) (L = 1.55 mH; $R_L = 0\Omega$; $V_{bat} = 13.5V$; $T_{jstart} = 150^{\circ}C$; $I_{OUT} = I_{limL}(Typ.)$)	350	mJ

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
	Electrostatic discharge (human body model: $R = 1.5K\Omega$; $C = 100pF$)		
	- Input	4000	V
V_{ESD}	- Current sense	2000	V
	- CS_DIS	4000	V
	- Output	5000	V
	- V _{cc}	5000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Max. value	Unit
R _{thj-case}	Thermal resistance junction-case	0.63	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	69.3	°C/W

2.3 Electrical characteristics

Values specified in this section are for 8 V < V_{CC} < 28 V, -40 °C < T $_{\rm j}$ < 150 °C, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	28	V
V _{USD}	Undervoltage shutdown		-	3.5	4.5	V
V _{USDhyst}	Undervoltage shutdown hysteresis		-	0.5	-	V
		I _{OUT} = 5 A; T _j = 25 °C	-	-	16	
R _{ON}	On-state resistance	I _{OUT} = 5 A; T _j = 150 °C	-	-	32	mΩ
		I _{OUT} = 5 A; V _{CC} = 5 V; T _j = 25 °C	-	-	20	
V _F	Output - V _{CC} diode voltage	-I _{OUT} = 5A; T _j = 150°C	-	-	0.7	V
V _{clamp}	Clamp Voltage	I _{cc} = 20 mA; I _{OUT} = 0A	41	46	52	V
1.	Cumply ourrent	Off-state; $V_{CC} = 13V$; $T_j = 25$ °C; $V_{IN} = V_{OUT} = V_{SENSE} = 0V$	-	2	5	μA
I _S	Supply current	On-state; $V_{CC} = 13V$; $V_{IN} = 5V$; $I_{OUT} = 0A$	-	1.5	3	mA
	Off state output current	$V_{IN} = V_{OUT} = 0V; V_{CC} = 13V;$ $T_j = 25$ °C	0	0.01	3	
I _{L(off1)}	Off-state output current	$V_{IN} = V_{OUT} = 0V; V_{CC} = 13V;$ $T_j = 125^{\circ}C$	0	-	5	μA

Table 6. Switching ($V_{CC} = 13 \text{ V}, T_j = 25 \text{ °C}$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$R_L = 2.6 \Omega$ (see <i>Figure 6</i>)	-	15	-	μs
t _{d(off)}	Turn-off delay time	$R_L = 2.6 \Omega \text{ (see Figure 6)}$	-	45	-	μs
(dV _{OUT} /dt) _{on}	Turn-on voltage slope	$R_L = 2.6 \Omega$	-	0.2	-	V/µs
(dV _{OUT} /dt) _{off}	Turn-off voltage slope	$R_L = 2.6 \Omega$	-	0.2	-	V/µs
W _{ON}	Switching energy losses at turn-on (t _{won})	$R_L = 2.6 \Omega \text{ (see Figure 6)}$	-	1.4	-	mJ
W _{OFF}	Switching energy losses at turn-off (twoff)	$R_L = 2.6 \Omega$ (see <i>Figure 6</i>)	-	0.8	-	mJ

Table 7. Logic Inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input low level voltage		-	-	0.9	V
I _{IL}	Low level input current	V _{IN} = 0.9V	1	-	-	μΑ
V _{IH}	Input high level voltage		2.1	-	-	V
I _{IH}	High level input current	V _{IN} = 2.1V	-	-	10	μΑ
V _{I(hyst)}	Input hysteresis voltage		0.25	-	-	V
\/	Input clamp voltage	I _{IN} = 1mA	5.5	-	7	V
V _{ICL}		I _{IN} = -1mA	-	-0.7	-	
V _{CSDL}	CS_DIS low level voltage		-	-	0.9	V
I _{CSDL}	Low level CS_DIS current	V _{CSD} = 0.9V	1	-	-	μA
V _{CSDH}	CS_DIS high level voltage		2.1	-	-	V
I _{CSDH}	High level CS_DIS current	V _{CSD} = 2.1V	-	-	10	μA
V _{CSD(hyst)}	CS_DIS hysteresis voltage		0.25	-	-	V
\/·	CS_DIS clamp voltage	I _{CSD} = 1mA	5.5	-	7	V
V _{CSCL}	Co_Dio Gamp vollage	I _{CSD} = -1mA	-	-0.7	-	V

Table 8. Protection and diagnostics (1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{limH}	Short circuit current	V _{CC} = 13V 5V <v<sub>CC<28V</v<sub>	54	73	108 108	A A
I _{limL}	Short circuit current during thermal cycling	V_{CC} = 13V; $T_R < T_j < T_{TSD}$	-	18	1	Α
T _{TSD}	Shutdown temperature		150	175	200	ô
T_R	Reset temperature		T _{RS} + 1	T _{RS} + 5	-	ô
T _{RS}	Thermal reset of status		135	-	-	ç
T _{HYST}	Thermal hysteresis (T _{TSD} -T _R)		-	7	•	°C
V _{DEMAG}	Turn-off output voltage clamp	I _{OUT} = 2A; V _{IN} = 0; L = 6mH	V _{CC} -41	V _{CC} -46	V _{CC} -52	٧
V _{ON}	Output voltage drop limitation	$I_{OUT} = 0.5A;$ $T_j = -40^{\circ}C150^{\circ}C$	-	25	-	mV

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

Table 9. Current sense (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K ₀	I _{OUT} /I _{SENSE}	$I_{OUT} = 0.25A; V_{SENSE} = 0.5V$ $T_j = -40$ °C150°C	2950	6490	9400	-
K ₁	lout ^{/l} sense	$I_{OUT} = 5A; V_{SENSE} = 0.5V$ $T_j = -40$ °C150°C $T_j = 25$ °C150°C	4540 4540	5130 5130	6230 5720	-
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	$I_{OUT} = 5A; V_{SENSE} = 0.5V;$ $V_{CSD} = 0V;$ $T_{J} = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C}$	- 11	-	+ 11	%
K ₂	lout/Isense	$I_{OUT} = 10A; V_{SENSE} = 4V$ $T_j = -40^{\circ}C150^{\circ}C$ $T_j = 25^{\circ}C150^{\circ}C$	4640 4640	4980 4980	5570 5300	-
$dK_2/K_2^{(1)}$	Current sense ratio drift	$I_{OUT} = 10 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_{J} = -40 \text{ °C to } 150 \text{ °C}$	- 8	-	+8	%
K ₃	lout/Isense	$I_{OUT} = 25A; V_{SENSE} = 4V$ $T_j = -40^{\circ}C150^{\circ}C$ $T_j = 25^{\circ}C150^{\circ}C$	4650 4600	4860 4860	5150 5090	-
dK ₃ /K ₃ ⁽¹⁾	Current sense ratio drift	$I_{OUT} = 25 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_{J} = -40 \text{ °C to } 150 \text{ °C}$	- 4	-	+ 4	%
		$I_{OUT} = 0A; V_{SENSE} = 0V;$ $V_{CSD} = 5V; V_{IN} = 0V;$ $T_j = -40^{\circ}C150^{\circ}C$	0	-	1	
I _{SENSE0}	Analog sense leakage current	$I_{OUT} = 0A; V_{SENSE} = 0V;$ $V_{CSD} = 0V; V_{IN} = 5V;$ $T_j = -40^{\circ}C150^{\circ}C$	0	-	2	μΑ
		$I_{OUT} = 2A; V_{SENSE} = 0V;$ $V_{CSD} = 5V; V_{IN} = 5V;$ $T_j = -40^{\circ}C150^{\circ}C$	-	-	1	
I _{OL}	Openload ON-state current detection threshold	V _{IN} = 5V; I _{SENSE} = 5 μA	5	-	70	mA
V _{SENSE}	Max analog sense output voltage	$I_{OUT} = 18A; R_{SENSE} = 3.9K\Omega$	5	-	-	V
V _{SENSEH} ⁽²⁾	Analog sense output voltage in fault condition	$V_{CC} = 13V; R_{SENSE} = 3.9K\Omega$	-	8	-	V
I _{SENSEH} ⁽²⁾	Analog sense output current in fault condition	V _{CC} = 13V; V _{SENSE} = 5V	-	9	-	mA
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} <4V, 1.5A <lout<25a I_{SENSE} = 90% of I_{SENSE max} (see <i>Figure 4</i>.)</lout<25a 	-	50	100	μs



Doc ID 15994 Rev 5

Table 9. Current sense (8 V < V_{CC} < 18 V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{DSENSE1L}	Delay response time from rising edge of CS_DIS pin	V _{SENSE} <4V, 1.5A <lout<25a I_{SENSE} = 10% of I_{SENSE max} (see <i>Figure 4</i>)</lout<25a 	-	5	20	μs
t _{DSENSE2H}	Delay response time from rising edge of INPUT pin	V _{SENSE} <4V, 1.5A <lout<25a I_{SENSE} = 90% of I_{SENSE max} (see <i>Figure 4</i>)</lout<25a 	-	270	600	μs
$\Delta t_{\sf DSENSE2H}$	Delay response time between rising edge of output current and rising edge of current sense	V _{SENSE} < 4V, I _{SENSE} = 90% of I _{SENSEMAX} , I _{OUT} = 90% of I _{OUTMAX} I _{OUTMAX} = 3A (see <i>Figure 7</i>)	-	1	280	μs
t _{DSENSE2L}	Delay response time from falling edge of INPUT pin	V _{SENSE} <4V, 1.5A <lout<25a I_{SENSE} = 10% of I_{SENSE max} (see <i>Figure 4</i>)</lout<25a 	-	100	250	μs

^{1.} Parameter guaranteed by design, it is not tested.

Table 10. Open-load detection (8 V < V_{CC} < 18 V)


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OL}	Open-load OFF-state voltage detection threshold	V _{IN} = 0V	2	See Figure 5	4	V
t _{DSTKON}	Output short circuit to V _{CC} detection delay at turn Off	See Figure 5	180	-	1200	μs
I _{L(off2)r}	Off-state output current at V _{OUT} = 4V	$V_{IN} = 0V; V_{SENSE} = 0V$ V_{OUT} rising from 0V to 4V	-120	-	0	μΑ
I _{L(off2)f}	Off-state output current at V _{OUT} = 2V	$V_{IN} = 0V; V_{SENSE} = V_{SENSEH};$ V_{OUT} falling from V_{CC} to $2V$	-50	-	90	μΑ
td_vol	Delay response from output rising edge to V _{SENSE} rising edge in open-load	$V_{OUT} = 4 \text{ V}; V_{IN} = 0 \text{V}$ $V_{SENSE} = 90\% \text{ of } V_{SENSEH}$	-	-	20	μs

^{2.} Fault condition includes: power limitation, overtemperature and open-load OFF-state detection.


INPUT CS_DIS LOAD CURRENT SENSE CURRENT t_{DSENSE2H} t_{DSEN}SE1L t_{DSENSE1H} t_{DSENSE2L}

Figure 4. **Current sense delay characteristics**














Figure 7. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)








I_{OUT}/I_{SENSE} vs I_{OUT} Figure 9.





1. Parameter guaranteed by design; it is not tested.

Doc ID 15994 Rev 5

15/37

Table 11. Truth table

Conditions	Input	Output	Sense (V _{CSD} =0V) ⁽¹⁾
Normal operation	L	L	0
Normal operation	Н	Н	Nominal
Overtemperature	L	L	0
Overtemperature	Н	L	V _{SENSEH}
Undervoltage	L	L	0
Ondervoltage	Н	L	0
	Н	X	Nominal
Overload	н	(no power limitation) Cycling (power limitation)	V _{SENSEH}
Short circuit to GND	L	L	0
(power limitation)	Н	L	V _{SENSEH}
Open-load OFF-state (with external pull-up)	L	Н	V _{SENSEH}
Short circuit to V _{CC} (external pull-up disconnected)	L H	н н	V _{SENSEH} < Nominal
Negative output voltage clamp	L	L	0

If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Table 12. Electrical transient requirements (part 1)

ISO 7637-2:	Test I	Test levels		Burst cycle/pulse		Delays and	
2004(E) Test pulse	III	IV	test times	pulses or renetiti		Impedance	
1	-75 V	-100 V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω	
2a	+37 V	+50 V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω	
3a	-100 V	-150 V	1h	90 ms	100 ms	0.1 μs, 50 Ω	
3b	+75 V	+100 V	1h	90 ms	100 ms	0.1μs, 50 Ω	
4	-6 V	-7 V	1 pulse		-	100 ms, 0.01Ω	
5b ⁽²⁾	+65 V	+87 V	1 pulse		-	400 ms, 2 Ω	

Table 13. Electrical transient requirements (part 2)

ISO 7637-2:	Test level r	results ⁽¹⁾
2004(E) Test pulse	III	IV
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b ⁽²⁾	С	С

^{1.} The above test levels must be considered referred to V_{CC} = 13.5V except for pulse 5b

Table 14. Electrical transient requirements (part 3)

Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

2.4 Waveforms







Figure 12. Overload or Short to GND






Figure 13. Intermittent overload






Figure 15. Short to V_{CC}





Figure 16. T_J evolution in overload or short to GND



2.5 Electrical characteristics curves

Figure 17. Off-state output current

Figure 18. High level input current




Figure 19. Input clamp level

Figure 20. Input low level





Figure 21. Input high level

Figure 22. Input hysteresis voltage




577

Doc ID 15994 Rev 5

21/37

Figure 23. On-state resistance vs T_{case}

Figure 24. On-state resistance vs V_{CC}







Figure 25. Undervoltage shutdown

Figure 26. Turn-on voltage slope








Figure 27. I_{LIMH} vs T_{case}

Figure 28. Turn-off voltage slope






22/37 Doc ID 15994 Rev 5

Figure 29. CS_DIS high level voltage

Figure 30. CS_DIS clamp voltage







Figure 31. CS_DIS low level voltage



3 Application information

+5V

R_{prot}

CS_DIS

OUTPUT

R_{prot}

CURRENT SENSE

GND

R_{GND}

P_{GND}

R_{GND}

P_{GND}

Figure 32. Application schematic

3.1 GND protection network against reverse battery

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

- 1. $R_{GND} \le 600 \text{mV} / (I_{S(on)max})$.
- 2. $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where -I_{GND} is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in R_{GND} (when V_{CC}<0: during reverse battery situations) is:

Equation 1

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output

24/37 Doc ID 15994 Rev 5

values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

3.1.2 Solution 2: a diode (D_{GND}) in the ground line

A resistor (R_{GND} =1k Ω) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (≈600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

 D_{ld} is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os.

Equation 2

$$V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OHuC}-V_{IH}-V_{GND})/I_{IHmax}$$

Calculation example:

For
$$V_{CCpeak} = -100V$$
; $I_{latchup} \ge 20mA$; $V_{OH\mu C} \ge 4.5V$

$$5k\Omega \le R_{prot} \le 65k\Omega$$
.

Recommended values: $R_{prot} = 10k\Omega$, $C_{EXT} = 10nF$.

3.4 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

- Current mirror of the load current in normal operation, delivering a current proportional to the load one according to a know ratio K_X.
 The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE}. Linearity between I_{OUT} and V_{SENSE} is ensured up to 5V minimum (see parameter V_{SENSE} in Table 9: Current sense (8 V < V_{CC} < 18 V)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics Table 9: Current sense (8 V < V_{CC} < 18 V)).</p>
- Diagnostic flag in fault conditions, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to *Truth table*):
 - Power limitation activation
 - Overtemperature
 - Short to V_{CC} in OFF-state
 - Open-load in OFF-state with additional external components.

A logic level high on CS_DIS pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.




Figure 33. Current sense and diagnostic

3.4.1 Short to V_{CC} and OFF-state open-load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .

It is preferable V_{PU} to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

An external pull down resistor R_{PD} connected between output and GND is mandatory to avoid misdetection in case of floating outputs in off-state (see *Figure 33: Current sense and diagnostic*).

 R_{PD} must be selected in order to ensure $V_{OUT} < V_{OLmin}$ unless pulled up by the external circuitry:

Equation 3

$$V_{OUT} \Big|_{Pull-up\ OFF} = R_{PD} \cdot I_{L(off\ 2)f} < V_{OL\min} = 2V$$

 $R_{PD} \le 22 \text{ K}\Omega$ is recommended.


For proper open-load detection in off-state, the external pull-up resistor must be selected according to the following formula:


Equation 4

$$V_{OUT}\big|_{Pull-up_ON} = \frac{R_{PD} \cdot V_{PU} - R_{PU} \cdot R_{PD} \cdot I_{L(off\ 2)r}}{R_{PU} + R_{PD}} > V_{OL\,\text{max}} = 4V$$

For the values of V_{OLmin} , V_{OLmax} , $I_{L(off2)r}$ and $I_{L(off2)f}$ see *Table 10: Open-load detection* (8 $V < V_{CC} < 18 V$).

3.5 Maximum demagnetization energy ($V_{CC} = 13.5V$)






1. Values are generated with $R_L = 0\Omega$. In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

28/37 Doc ID 15994 Rev 5


4 Package and PC board thermal data


4.1 HPak thermal data

Figure 35. PC board⁽¹⁾



Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area = 58 mm x 58 mm, PCB thickness = 1.8 mm, Cu thickness = 70 µm, Copper areas: from minimum pad lay-out to 8 cm²).










Figure 37. HPak thermal impedance junction ambient single pulse

Equation 5: pulse calculation formula

$$Z_{TH\delta} \, = \, R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_P/T$





1. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15. Thermal parameter

Area/island (cm ²)	Footprint	4	8
R1 (°C/W)	0.1	-	-
R2 (°C/W)	0.2	-	-
R3 (°C/W)	2	-	-
R4 (°C/W)	8	-	-
R5 (°C/W)	28	22	12
R6 (°C/W)	31	25	16
C1 (W.s/°C)	0.0001	-	-
C2 (W.s/°C)	0.002	-	-
C3 (W.s/°C)	0.05	-	-
C4 (W.s/°C)	0.4	-	-
C5 (W.s/°C)	0.8	1.4	3
C6 (W.s/°C)	3	6	9

5 Package and packing information

5.1 ECOPACK[®]

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Figure 39. Package dimension




Table 16. Package mechanical data

Ref. dim		Data book mm	
Kei. uiiii	Nom.	Min.	Max.
А	-	2.20	2.40
A1	-	0.90	1.10
A2	-	0.03	0.23
b	-	0.45	0.60
b4	-	5.20	5.40
С	-	0.45	0.60
c2	-	0.48	0.60
D	-	6.00	6.20
D1	5.10	-	-
Е	-	6.40	6.60
E1	5.20	-	-
е	0.85	-	-
e1	-	1.60	1.80
e2	-	3.30	3.50
e3	-	5.00	5.20
Н	-	9.35	10.10
L	-	1	-
(L1)	2.80	-	-
L2	0.80	-	-
L4	-	0.60	1.00
R	0.20	-	-
V2	-	0°	8°

5.2 Packing information

The devices can be packed in tube or tape and reel shipments (see *Table 17: Device summary*).

Figure 40. HPAK tube shipment (no suffix)





Figure 41. HPAK tape and reel (suffix "TR")



57

34/37

VN5E016AH-E Order codes

6 Order codes

Table 17. Device summary

	Packago	Order codes		
Package	rackaye	Tube	Tape and reel	
7 pins H-pack		VN5E016AH-E	VN5E016AHTR-E	

Revision history VN5E016AH-E

7 Revision history

Table 18. Document revision history

Date	Revision	Changes
07-Jul-2009	1	Initial release.
29-Oct-2009	2	Added Section 5.2: Packing information.
01-Jun-2010	3	Updated Table 16: Package mechanical data.
04-Aug-2010	4	Table 9: Current sense (8 $V < V_{CC} < 18 V$): – Updated dK ₁ /K ₁ test conditions
19-Sep-2013	5	Updated Disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 15994 Rev 5

37/37