## **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +6V
IN, OUT, COM, OS, CLK, SHDN0.3V to (V <sub>DD</sub> + 0.3V)
OUT Short-Circuit Duration1sec
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
8-Pin DIP (derate 9.09mW/°C above +70°C)727mW
8-Pin µMAX (derate 4 1mW/°C above +70°C) 330mW

**Operating Temperature Ranges** 

MAX74C_A	0°C to +70°C
MAX74E_A	-40°C to +85°C
Storage Temperature Range	-65°C to +160°C
Lead Temperature (soldering,	10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

I

## ELECTRICAL CHARACTERISTICS—MAX7409/MAX7410

 $(V_{DD} = +5V)$ , filter output measured at OUT, 10k $\Omega \parallel$  50pF load to GND at OUT, OS = COM, 0.1 $\mu$ F capacitor from COM to GND, SHDN = V<sub>DD</sub>, f<sub>CLK</sub> = 100kHz, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
FILTER CHARACTERISTICS	1		I				
Corner Frequency	f <sub>C</sub>	f <sub>C</sub> (Note 1) 0.001 to 15		5	kHz		
Clock-to-Corner Ratio	f <sub>CLK</sub> / f <sub>c</sub>				100:1		
Clock-to-Corner Tempco					10		ppm/°C
Output Voltage Range				0.25	VD	D - 0.25	V
Output Offset Voltage	Voffset	$V_{IN} = V_{COM} = V_{DD} / 2$			±4	±25	mV
DC Insertion Gain with Output Offset Removed		$V_{COM} = V_{DD} / 2$ (Note 2)		-0.2	0	0.2	dB
Total Harmonic Distortion	THD+N	$f_{IN} = 200Hz, V_{IN} = 4Vp-p,$	MAX7409		-85		dB
plus Noise		measurement bandwidth = 22kHz	MAX7410		-78		uв
Offset Voltage Gain	Aos	OS to OUT			1		V/V
COM Voltage Range	Vсом	Input, COM externally driven		2.0	2.5	3.0	V
Com voltage Kange	VCOM	Output, COM unconnected		2.3	2.5	2.7	V
Input Voltage Range at OS	Vos	Input, OS externally driven		,	V <sub>COM</sub> ±0.1		V
Input Resistance at COM	RCOM			110	180		kΩ
Clock Feedthrough					5		mVp-p
Resistive Output Load Drive	RL			10	1		kΩ
Maximum Capacitive Output Load Drive	CL			50	500		pF
Input Leakage Current at COM		$\overline{\text{SHDN}} = \text{GND}, \text{V}_{\text{COM}} = 0 \text{ to } \text{V}_{\text{DD}}$			±0.1	±10	μΑ
Input Leakage Current at OS		$V_{OS} = 0$ to $V_{DD}$			±0.1	±10	μΑ
CLOCK	1						
Internal Oscillator Frequency	fosc	$C_{OSC} = 1000 pF$ (Note 3)		21	30	38	kHz
Clock Output Current (Internal Oscillator Mode)	ICLK	V <sub>CLK</sub> = 0 or 5V			±13.5	±20	μΑ
Clock Input High	V <sub>IH</sub>			4.5			V
Clock Input Low	VIL					0.5	V

### ELECTRICAL CHARACTERISTICS—MAX7409/MAX7410

 $(V_{DD} = +5V)$ , filter output measured at OUT,  $10k\Omega \parallel 50pF$  load to GND at OUT, OS = COM,  $0.1\mu$ F capacitor from COM to GND, SHDN =  $V_{DD}$ ,  $f_{CLK} = 100$ kHz,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS						
Supply Voltage	V <sub>DD</sub>		4.5		5.5	V
Supply Current	IDD	Operating mode, no load		1.2	1.5	mA
Shutdown Current	ISHDN	SHDN = GND		0.2	1	μA
Power-Supply Rejection Ratio	PSRR	IN = COM (Note 4)		70		dB
SHUTDOWN						
SHDN Input High	V <sub>SDH</sub>		4.5			V
SHDN Input Low	V <sub>SDL</sub>				0.5	V
SHDN Input Leakage Current		$V\overline{\text{SHDN}} = 0$ to $V_{DD}$		±0.2	±10	μA

### ELECTRICAL CHARACTERISTICS—MAX7413/MAX7414

 $(V_{DD} = +3V)$ , filter output measured at OUT pin,  $10k\Omega \parallel 50pF$  load to GND at OUT, OS = COM,  $0.1\mu$ F capacitor from COM to GND, SHDN =  $V_{DD}$ ,  $f_{CLK} = 100$ kHz,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
FILTER CHARACTERISTICS							1
Corner Frequency	fC	(Note 1)		(	0.001 to 1	5	kHz
Clock-to-Corner Ratio	fclk / fc				100:1		
Clock-to-Corner Tempco					10		ppm/°C
Output Voltage Range				0.25	V	DD - 0.25	V
Output Offset Voltage	VOFFSET	$V_{IN} = V_{COM} = V_{DD} / 2$			$\pm 4$	±25	mV
DC Insertion Gain with Output Offset Removed		V <sub>COM</sub> = V <sub>DD</sub> / 2 (Note 2)		-0.2	0	+0.2	dB
Total Harmonic Distortion		fIN = 200Hz, VIN = 2.5Vp-p,MAX7413measurement bandwidth = 22kHzMAX7414			-83		dD
plus Noise	THD+N				-81		dB
Offset Voltage Gain	Aos	OS to OUT	•		1		V/V
COM Voltage Range	Veen	Input, COM externally driven		1.4	1.5	1.6	V
COM Voltage Kange	VCOM	Output, COM unconnected		1.4	1.5	1.6	V
Input Voltage Range at OS	Vos	Input, OS externally driven		,	VCOM ±0.	1	V
Input Resistance at COM	R <sub>COM</sub>			110	180		kΩ
Clock Feedthrough					3		mVp-p
Resistance Output Load Drive	RL			10	1		kΩ
Maximum Capacitive Output Load Drive	CL			50	500		pF
Input Leakage Current at COM		$\overline{\text{SHDN}} = \text{GND}, \text{V}_{\text{COM}} = 0 \text{ to } \text{V}_{\text{DD}}$			±0.1	±10	μA
Input Leakage Current at OS		$V_{OS} = 0$ to $V_{DD}$			±0.1	±10	μA

#### ELECTRICAL CHARACTERISTICS—MAX7413/MAX7414 (continued)

 $(V_{DD} = +3V)$ , filter output measured at OUT pin, 10k $\Omega \parallel$  50pF load to GND at OUT, OS = COM, 0.1 $\mu$ F capacitor from COM to GND, SHDN = V<sub>DD</sub>, f<sub>CLK</sub> = 100kHz, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLOCK						
Internal Oscillator Frequency	fosc	C <sub>OSC</sub> = 1000pF (Note 3)	21	30	38	kHz
Clock Output Current (Internal Oscillator Mode)	ICLK	V <sub>CLK</sub> = 0 or 3V		±13.5	±20	μA
Clock Input High	VIH		2.5			V
Clock Input Low	VIL				0.5	V
POWER REQUIREMENTS						
Supply Voltage	V <sub>DD</sub>		2.7		3.6	V
Supply Current	IDD	Operating mode, no load		1.2	1.5	mA
Shutdown Current	ISHDN	SHDN = GND		0.2	1	μA
Power-Supply Rejection Ratio	PSRR	IN = COM (Note 4)		70		dB
SHUTDOWN	•					
SHDN Input High	V <sub>SDH</sub>		2.5			V
SHDN Input Low	V <sub>SDL</sub>				0.5	V
SHDN Input Leakage Current		$V \overline{SHDN} = 0$ to $V_{DD}$		0.2	±10	μA

## FILTER CHARACTERISTICS

 $(V_{DD} = +5V \text{ for MAX7409/MAX7410}, V_{DD} = +3V \text{ for MAX7413/MAX7414}, filter output measured at OUT, 10k\Omega || 50pF load to GND at OUT, SHDN = V_{DD}, f_{CLK} = 100kHz, T_A = T_{MIN}$  to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
BESSEL FILTERS-MAX740	9/MAX7413	·			
Insertion Gain Relative to DC Gain	$f_{IN} = 0.5 f_C$	-1	-0.74		
	$f_{IN} = f_C$	-3.6	-3.0	-2.4	dB
	$f_{IN} = 4f_C$		-41.0	-35	
	$f_{IN} = 7f_C$		-64.3	-58	
BUTTERWORTH FILTERS—I	MAX7410/MAX7414				
	$f_{IN} = 0.5 f_C$	-0.3	0		
Insertion Gain Relative to DC Gain	$f_{IN} = f_C$	-3.6	-3.0	-2.4	dB
	$f_{IN} = 3f_C$		-47.5	-43	
	$f_{IN} = 5f_C$		-70	-65	1

**Note 1:** The maximum  $f_C$  is defined as the clock frequency  $f_{CLK} = 100 \text{ x} f_C$  at which the peak S / (THD+N) drops to 68dB with a sinusoidal input at 0.2 $f_C$ .


**Note 2:** DC insertion gain is defined as  $\Delta V_{OUT} / \Delta V_{IN}$ .

**Note 3:**  $f_{OSC}$  (kHz)  $\cong$  30 x 10<sup>3</sup> / C<sub>OSC</sub> (pF).

Note 4: PSRR is the change in output voltage from a V<sub>DD</sub> of 4.5V and a V<sub>DD</sub> of 5.5V.

## **Typical Operating Characteristics**

(V<sub>DD</sub> = +5V for MAX7409/MAX7410, V<sub>DD</sub> = +3V for MAX7413/MAX7414, f<sub>CLK</sub> = 100kHz, SHDN = V<sub>DD</sub>, COM = OS = V<sub>DD</sub> / 2, T<sub>A</sub> = +25°C, unless otherwise noted.)



LABEL	f <sub>IN</sub> (Hz)	f <sub>C</sub> (kHz)	fcLK (kHz)	MEASUREMENT BANDWIDTH (kHz)
А	200	1	100	22
В	1k	5	500	80



///XI//

1.13 1.12 1.11 2.5 3.0


3.5 4.0 4.5

SUPPLY VOLTAGE (V)

5.0 5.5

## **Typical Operating Characteristics (continued)**


 $(V_{DD} = +5V \text{ for MAX7409/MAX7410}, V_{DD} = +3V \text{ for MAX7413/MAX7414}, f_{CLK} = 100 \text{ kHz}, \overline{\text{SHDN}} = V_{DD}, \text{COM} = \text{OS} = V_{DD} / 2, T_{A} = +25^{\circ}\text{C}, \text{ unless otherwise noted.}$ 




MAX7409/MAX7410/MAX7413/MAX7414

## Typical Operating Characteristics (continued)

 $(V_{DD} = +5V \text{ for MAX7409/MAX7410}, V_{DD} = +3V \text{ for MAX7413/MAX7414}, f_{CLK} = 100 \text{kHz}, \overline{SHDN} = V_{DD}, COM = OS = V_{DD} / 2, T_A = +25 ^{\circ}C, unless otherwise noted.)$ 





## \_Pin Description

PIN	NAME	FUNCTION
1 COM Common Input Pin. Biased internally at midsupply. Bypass COM externally to GND with a 0.1 To override internal biasing, drive COM with an external supply.		Common Input Pin. Biased internally at midsupply. Bypass COM externally to GND with a 0.1µF capacitor. To override internal biasing, drive COM with an external supply.
2	IN	Filter Input
3	GND	Ground
4	V <sub>DD</sub>	Positive Supply Input: +5V for MAX7409/MAX7410, +3V for MAX7413/MAX7414.
5	OUT	Filter Output
6	OS	Offset Adjust Input. To adjust output offset, connect OS to an external supply through a resistive voltage- divider (Figure 3). Connect OS to COM if no offset adjustment is needed. Refer to the <i>Offset and Common-</i> <i>Mode Input Adjustment</i> section.
7	SHDN	Shutdown Input. Drive low to enable shutdown mode; drive high or connect to V <sub>DD</sub> for normal operation.
8	CLK	Clock Input. Connect an external capacitor (Cosc) from CLK to ground: $f_{OSC}$ (kHz) = 30 x 10 <sup>3</sup> / Cosc (pF). To override the internal oscillator, connect CLK to an external clock: $f_{C} = f_{CLK}$ /100.

## **Detailed Description**

The MAX7409/MAX7413 Bessel filters provide low overshoot and fast settling responses, and the MAX7410/ MAX7414 Butterworth filters provide a maximally flat passband response. All parts operate with a 100:1 clock-to-corner frequency ratio and a 15kHz maximum corner frequency.

#### **Bessel Characteristics**

Lowpass Bessel filters such as the MAX7409/MAX7413 delay all frequency components equally, preserving the shape of step inputs (subject to the attenuation of the

higher frequencies). Bessel filters settle quickly—an important characteristic in applications that use a multiplexer (mux) to select an input signal for an analog-todigital converter (ADC). An anti-aliasing filter placed between the mux and the ADC must settle quickly after a new channel is selected.

#### **Butterworth Characteristics**

Lowpass Butterworth filters such as the MAX7410/ MAX7414 provide a maximally flat passband response, making them ideal for instrumentation applications that require minimum deviation from the DC gain throughout the passband.






Figure 1. Bessel vs. Butterworth Filter Response

The difference between Bessel and Butterworth filters can be observed when a 1kHz square wave is applied to the filter input (Figure 1, trace A). With the filter cutoff frequencies set at 5kHz, trace B shows the Bessel filter response and trace C shows the Butterworth filter response.

#### **Background Information**

Most switched-capacitor filters (SCFs) are designed with biquadratic sections. Each section implements two filtering poles, and the sections are cascaded to produce higher-order filters. The advantage to this approach is ease of design. However, this type of design is highly sensitive to component variations if any section's Q is high. An alternative approach is to emulate a passive network using switched-capacitor integrators with summing and scaling. Figure 2 shows a basic 5th-order ladder filter structure.

A switched-capacitor filter such as the MAX7409/ MAX7410/MAX7413/MAX7414 emulates a passive ladder filter. The filter's component sensitivity is low when compared to a cascaded biquad design, because each component affects the entire filter shape, not just one pole-zero pair. In other words, a mismatched component in a biquad design will have a concentrated error on its respective poles, while the same mismatch in a ladder filter design results in an error distributed over all poles.




Figure 2. 5th-Order Ladder Filter Network

#### **Clock Signal**

#### External Clock

The MAX7409/MAX7410/MAX7413/MAX7414 family of SCFs is designed for use with external clocks that have a 50%  $\pm$ 10% duty cycle. When using an external clock with these devices, drive CLK with a CMOS gate powered from 0 to VDD. Varying the rate of the external clock adjusts the corner frequency of the filter as follows:

$$f_{C} = f_{CLK} / 100$$

#### Internal Clock

///XI//

When using the internal oscillator, connect a capacitor ( $C_{OSC}$ ) between CLK and ground. The value of the capacitor determines the oscillator frequency as follows:

Minimize the stray capacitance at CLK so that it does not affect the internal oscillator frequency. Vary the rate of the internal oscillator to adjust the filter's corner frequency by a 100:1 clock-to-corner frequency ratio. For example, an internal oscillator frequency of 100kHz produces a nominal corner frequency of 1kHz.

**Input Impedance vs. Clock Frequencies** The MAX7409/MAX7410/MAX7413/MAX7414's input impedance is effectively that of a switched-capacitor resistor (see the following equation), and is inversely proportional to frequency. The input impedance values determined below represent the average input impedance, since the input current is not continuous. As a rule, use a driver with an output impedance less than 10% of the filter's input impedance. Estimate the input impedance of the filter using the following formula:

$$Z_{IN} = 1 / (f_{CLK} \times 2.1 pF)$$

For example, an  $f_{CLK}$  of 100kHz results in an input impedance of  $4.8 M\Omega.$ 

#### Low-Power Shutdown Mode

These devices feature a shutdown mode that is activated by driving SHDN low. In shutdown mode, the filter's supply current reduces to 0.2 $\mu$ A and its output becomes high impedance. For normal operation, drive SHDN high or connect it to V<sub>DD</sub>.

#### Applications Information

#### Offset and Common-Mode Input Adjustment

The COM pin sets the common-mode input voltage and is biased at mid-supply with an internal resistor-divider. If the application does not require offset adjustment, connect OS to COM. For applications requiring offset adjustment, apply an external bias voltage through a resistor-divider network to OS such as shown in Figure 3. For applications that require DC level shifting, adjust OS with respect to COM. (Note: OS should not be left unconnected.) The output voltage is represented by this equation:

 $V_{OUT} = (V_{IN} - V_{COM}) + V_{OS}$ 

with  $V_{COM} = V_{DD} / 2$  (typical), and where (V<sub>IN</sub> - V<sub>COM</sub>) is lowpass filtered by the SCF, and OS is added at the output stage. See the *Electrical Characteristics* for the voltage range of COM and OS. Changing the voltage on COM or OS significantly from midsupply reduces the filter's dynamic range.

#### **Power Supplies**

The MAX7409/MAX7410 operate from a single +5V supply and the MAX7413/MAX7414 operate from a single +3V supply. Bypass V<sub>DD</sub> to GND with a 0.1 $\mu$ F capacitor. If dual supplies are required (±2.5V for MAX7409/MAX7410, ±1.5V for MAX7413/MAX7414), connect COM to system ground and connect GND to the negative supply. Figure 4 shows an example of dual-supply operation. Single- and dual-supply performance are equivalent. For either single- or dual-supply operation, drive CLK and SHDN from GND (V- in dual-supply operation) to V<sub>DD</sub>. For ±5V dual-supply applications, use the MAX291–MAX297.

#### Input Signal Amplitude Range

The optimal input signal range is determined by observing the voltage level at which the Total Harmonic Distortion + Noise is minimized for a given corner frequency. The *Typical Operating Characteristics* show graphs of the devices' Total Harmonic Distortion plus Noise Response as the input signal's peak-to-peak amplitude is varied.




Figure 3. Offset Adjustment Circuit




Figure 4. Dual-Supply Operation

#### Anti-Aliasing and DAC Postfiltering

When using these devices for anti-aliasing or DAC postfiltering, synchronize the DAC (or ADC) and the filter clocks. If the clocks are not synchronized, beat frequencies will alias into the desired passband.

#### Harmonic Distortion

Harmonic distortion arises from nonlinearities within the filter. These nonlinearities generate harmonics when a pure sine wave is applied to the filter input. Table 1 lists typical harmonic-distortion values for the MAX7410/MAX7414 with a 10k $\Omega$  load at T<sub>A</sub> = +25°C. Table 2 lists typical harmonic-distortion values for the MAX7409/MAX7413 with a 10k $\Omega$  load at T<sub>A</sub> = +25°C.



## Table 1. MAX7410/MAX7414 Typical Harmonic Distortion

FILTER	fclk	fın	V <sub>IN</sub> (Vp-p)	TYPICA	L HARMONI	C DISTORTIC	ON (dB)
FILTER	(kHz)	(Hz)		2nd	3rd	4th	5th
MAX7410	500	1k	4	-85	-67	-86.7	-82
MAX7410	100	200		-84	-78	-88.7	-88.5
MAX7414	500	1k	2	-85.3	-74	-87.1	-87.6
101007414	100	200		-86.1	-85.5	-85.8	-86.4

### Table 2. MAX7409/MAX7413 Typical Harmonic Distortion

FILTER	fclk	fın	V <sub>IN</sub> (Vp-p)	TYPICA		C DISTORTIC	ON (dB)
FILTER	(kHz)	(Hz)		2nd	3rd	4th	5th
MAX7409	500	1k	4 -	-82.5	-79	-88.8	-91.1
WAX7409	100	200		-83.5	-85.4	-88.4	-88.8
MAX7413	500	1k	2 -	-86	-81	-87.3	-87.9
WAX7415	100	200		-86.4	-86.9	-87.9	-88.3


## \_Ordering Information (continued)

\_Chip Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX7413CUA	$0^{\circ}C$ to $+70^{\circ}C$	8 µMAX
MAX7413CPA	0°C to +70°C	8 Plastic DIP
MAX7413EUA	-40°C to +85°C	8 μΜΑΧ
MAX7413EPA	-40°C to +85°C	8 Plastic DIP
MAX7414CUA	0°C to +70°C	8 μΜΑΧ
MAX7414CPA	0°C to +70°C	8 Plastic DIP
MAX7414EUA	-40°C to +85°C	8 µMAX
MAX7414EPA	-40°C to +85°C	8 Plastic DIP

TRANSISTOR COUNT: 1457

## Package Information



- D1 Ν F D F1 A2 Δ A3  $0^{\circ} - 15^{\circ}$ A1 B1 C -B eА еB MILLIMETERS MIN MAX MILLIMETERS INCHES INCHES MAX MAX MIN MIN А \_ \_ 0.200 \_ \_ \_ 5.08 A1 0.015 0.38 A2 0.125 0.175 3.18 4.45 A3 0.055 0.080 2.03 1.40 0.016 0.022 0.56 В 0.41 1.65 B1 0.045 0.065 1.14 0.008 0.012 0.20 2.03 D1 0.005 0.080 0.13 E 0.300 0.325 7.62 8.26 NETES JTES: DAE DD NDT INCLUDE MOLD FLASH MOLD FLASH OR PROTRUSIONS NOT TO EXCEED J5mm (JOG') CONTROLLING DIMENSION MILLIMETER MEETS JEDEC MSOOI-XX AS SHOWN IN ABOVE TABLE SIMILIAR TO JEDEC MO-058AB N = NUMBER OF PINS 0.240 0.310 1. 2. F1 6.10 7.87 <u>2.5</u>4 e 0.100 \_ \_ \_ ---3. 4. 7.62 eA 0.300 \_\_\_ \_ \_ \_ eВ 0.400 10.16 5. 6. 0.115 0.150 2.92 3.81 PACKAGE FAMILY DUTLINE: PDIP .300" 21-0043 A

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

12

\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1998 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products.

Package Information (continued)

