## ABSOLUTE MAXIMUM RATINGS

## PACKAGE/ORDER INFORMATION

Total Supply Voltage (V <sup>+</sup> to V <sup>-</sup> )	
Input Voltage±\	٧s
Output Short Circuit Duration (Note 1) Indefini	te
Operating Temperature Range	
LT1224C 0°C to 70°	°C
Maximum Junction Temperature	
Plastic Package150°	°C
Storage Temperature Range – 65°C to 150°	°C
Lead Temperature (Soldering, 10 sec.)300	°C

NULL 1 8 NULL	ORDER PART NUMBER
-IN 2 7 V+ +IN 3 6 OUT V- 4 5 NC	LT1224CN8 LT1224CS8
N8 PACKAGE S8 PACKAGE 8-LEAD PLASTIC DIP 8-LEAD PLASTIC SOIC	S8 PART MARKING
$T_{JMAX} = 150$ °C, $\theta_{JA} = 100$ °C/W (N8) $T_{JMAX} = 150$ °C, $\theta_{JA} = 150$ °C/W (S8)	1224

# **ELECTRICAL CHARACTERISTICS** $v_{\text{S}} = \pm 15 \text{V}, \, T_{\text{A}} = 25 ^{\circ}\text{C}, \, R_{\text{L}} = 1 \text{k}, \, V_{\text{CM}} = 0 \text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{0S}$	Input Offset Voltage	(Note 2)		0.5	2.0	mV
I <sub>OS</sub>	Input Offset Current			100	400	nA
I <sub>B</sub>	Input Bias Current			4	8	μΑ
e <sub>n</sub>	Input Noise Voltage	f = 10kHz		22		nV/√Hz
in	Input Noise Current	f = 10kHz		1.5		pA/√Hz
R <sub>IN</sub>	Input Resistance	V <sub>CM</sub> = ±12V Differential	24	40 250		MΩ kΩ
C <sub>IN</sub>	Input Capacitance			2		pF
	Input Voltage Range +		12	14		V
	Input Voltage Range <sup>-</sup>			-13	-12	V
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = ±12V	86	100		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	75	84		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 10V$ , $R_L = 500\Omega$	3.3	7		V/mV
V <sub>OUT</sub>	Output Swing	$R_L = 500\Omega$	±12.0	±13.3		V
I <sub>OUT</sub>	Output Current	V <sub>OUT</sub> = ±12V	24	40		mA
SR	Slew Rate	$A_{VCL} = -2$ , (Note 3)	250	400		V/µs
	Full Power Bandwidth	10V Peak, (Note 4)		6.4		MHz
GBW	Gain-Bandwidth	f = 1MHz		45		MHz
t <sub>r</sub> , t <sub>f</sub>	Rise Time, Fall Time	A <sub>VCL</sub> = 1, 10% to 90%, 0.1V		5		ns
	Overshoot	A <sub>VCL</sub> = 1, 0.1V		30		%
	Propagation Delay	50% V <sub>IN</sub> to 50% V <sub>OUT</sub>		5		ns
t <sub>s</sub>	Settling Time	10V Step, 0.1%		90		ns
	Differential Gain	$f = 3.58MHz, R_L = 150Ω$		1		%
	Differential Phase	$f = 3.58MHz, R_L = 150Ω$		2.4		Deg
$\overline{R_0}$	Output Resistance	A <sub>VCL</sub> = 1, f = 1MHz		2.5		Ω
I <sub>S</sub>	Supply Current			7	9	mA

## **ELECTRICAL CHARACTERISTICS** $V_S = \pm 5V$ , $T_A = 25^{\circ}C$ , $R_L = 1k$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$\overline{V_{0S}}$	Input Offset Voltage	(Note 2)		1	4	mV
I <sub>OS</sub>	Input Offset Current			100	400	nA
I <sub>B</sub>	Input Bias Current			4	8	μΑ
	Input Voltage Range+		2.5	4		V
	Input Voltage Range <sup>-</sup>			-3	-2.5	V
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = ±2.5V	86	98		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 2.5 V, R_L = 500 \Omega$ $V_{OUT} = \pm 2.5 V, R_L = 150 \Omega$	2.5	7 3		V/mV V/mV
V <sub>OUT</sub>	Output Swing	$R_L = 500\Omega$ $R_L = 150\Omega$	±3.0 ±3.0	±3.7 ±3.3		V V
I <sub>OUT</sub>	Output Current	V <sub>OUT</sub> = ±3V	20	40		mA
SR	Slew Rate	$A_{VCL} = -2$ , (Note 3)		250		V/µs
	Full Power Bandwidth	3V Peak, (Note 4)		13.3		MHz
GBW	Gain-Bandwidth	f = 1MHz		34		MHz
t <sub>r</sub> , t <sub>f</sub>	Rise Time, Fall Time	A <sub>VCL</sub> = 1, 10% to 90%, 0.1V		7		ns
	Overshoot	A <sub>VCL</sub> = 1, 0.1V		20		%
	Propagation Delay	50% V <sub>IN</sub> to 50% V <sub>OUT</sub>		7		ns
$\overline{t_s}$	Settling Time	-2.5V to 2.5V, 0.1%		90		ns
Is	Supply Current			7	9	mA

## **ELECTRICAL CHARACTERISTICS** $0 \, ^{\circ}\text{C} \le T_{A} \le 70 \, ^{\circ}\text{C}, \; R_{L} = 1 \text{k}, \; V_{CM} = 0 \text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	$V_S = \pm 15V$ , (Note 2) $V_S = \pm 5V$ , (Note 2)		1 2	4 5	mV mV
	Input V <sub>OS</sub> Drift			25		μV/°C
I <sub>OS</sub>	Input Offset Current	$V_S = \pm 15V$ and $V_S = \pm 5V$		100	600	nA
I <sub>B</sub>	Input Bias Current	$V_S = \pm 15V$ and $V_S = \pm 5V$		4	9	μА
CMRR	Common-Mode Rejection Ratio	$V_S = \pm 15 V$ , $V_{CM} = \pm 12 V$ and $V_S = \pm 5 V$ , $V_{CM} = \pm 2.5 V$	83	98		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	73	84		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_S = \pm 15V$ , $V_{OUT} = \pm 10V$ , $R_L = 500\Omega$ $V_S = \pm 5V$ , $V_{OUT} = \pm 2.5V$ , $R_L = 500\Omega$	2.5 2.0	7 7		V/mV V/mV
V <sub>OUT</sub>	Output Swing	$V_S = \pm 15V$ , $R_L = 500\Omega$ $V_S = \pm 5V$ , $R_L = 500\Omega$ or $150\Omega$	±12.0 ±3.0	±13.3 ±3.3		V
I <sub>OUT</sub>	Output Current	$V_S = \pm 15V$ , $V_{OUT} = \pm 12V$ $V_S = \pm 5V$ , $V_{OUT} = \pm 3V$	24 20	40 40		mA mA
SR	Slew Rate	$V_S = \pm 15V$ , $A_{VCL} = -2$ , (Note 3)	250	400		V/µs
I <sub>S</sub>	Supply Current	$V_S = \pm 15V$ and $V_S = \pm 5V$		7	10.5	mA

**Note 1:** A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

**Note 2:** Input offset voltage is tested with automated test equipment in <1 second.

**Note 3:** Slew rate is measured in a gain of -2 between  $\pm 10V$  on the output with  $\pm 6V$  on the input for  $\pm 15V$  supplies and  $\pm 2V$  on the output with  $\pm 1.75V$  on the input for  $\pm 5V$  supplies.


Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW =  $SR/2\pi Vp$ .



0

0

## TYPICAL PERFORMANCE CHARACTERISTICS





10


SUPPLY VOLTAGE (±V)


15


20

























## TYPICAL PERFORMANCE CHARACTERISTICS


























### APPLICATIONS INFORMATION

The LT1224 may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1224 is shown below.

#### Offset Nulling




### **Layout and Passive Components**

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically 0.01µF to 0.1µF), and use of low ESR bypass capacitors for high drive current applications (typically  $1\mu F$  to  $10\mu F$  tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50. Feedback resistor values greater than 5k are not recommended because a pole is formed with the input capacitance which can cause peaking. If feedback resistors greater than 5k are used, a parallel capacitor of 5pF to 10pF should be used to cancel the input pole and optimize dynamic performance.


### **Transient Response**

The LT1224 gain bandwidth is 45MHz when measured at f = 1MHz. The actual frequency response in unity-gain is considerably higher than 45MHz due to peaking caused by a second pole beyond the unity-gain crossover. This is reflected in the  $50^{\circ}$  phase margin and shows up as

overshoot in the unity-gain small-signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of one response.



The large-signal responses in both inverting and non-inverting gain show symmetrical slewing characteristics. Normally the noninverting response has a much faster rising edge than falling edge due to the rapid change in input common-mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1224 so that the noninverting slew rate response is balanced.




### **Input Considerations**

Resistors in series with the inputs are recommended for the LT1224 in applications where the differential input voltage exceeds  $\pm 6\text{V}$  continuously or on a transient basis. An example would be in noninverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

### APPLICATIONS INFORMATION


### **Capacitive Loading**

The LT1224 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. The photo of the small-signal response with 1000pF load shows 50% peaking. The large-signal response with a 10,000pF load shows the output slew rate being limited by the short-circuit current.



The LT1224 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.

#### **Cable Driving**




### **DAC Current-to-Voltage Converter**


The wide bandwidth, high slew rate and fast settling time of the LT1224 make it well-suited for current-to-voltage conversion after current output D/A converters. A typical application is shown on the first page of this data sheet with a DAC-08 type converter with a full-scale output of 2mA. A compensation capacitor is used across the feedback resistor to null the pole at the inverting input caused by the DAC output capacitance. The combination of the LT1224 and DAC settles to 40mV in 140ns for both a 0V to 10V step and for a 10V to 0V step.

### TYPICAL APPLICATIONS


#### 1MHz, 2nd Order Butterworth Filter



#### Two Op Amp Instrumentation Amplifier





### SIMPLIFIED SCHEMATIC




# PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

#### N8 Package 8-Lead Plastic DIP







S8 Package 8-Lead Plastic SOIC

