# **ADG854\* Product Page Quick Links**

Last Content Update: 08/30/2016

## Comparable Parts

View a parametric search of comparable parts

## Evaluation Kits <a> □</a>

· ADG854 Evaluation Board

## Documentation <a>□</a>

#### **Data Sheet**

 ADG854: 0.5 Ω CMOS, 1.8 V to 5.5 V, Dual SPDT/2:1 Mux, Mini LFCSP

#### **User Guides**

• UG-401: Evaluating the ADG854, 0.5 Ω CMOS, 1.8 V to 5.5 V, Dual SPDT/2:1 Mux in Mini LFCSP Package

### Reference Materials -

### **Product Selection Guide**

· Switches and Multiplexers Product Selection Guide

## Design Resources -

- ADG854 Material Declaration
- · PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

## Discussions <a>□</a>

View all ADG854 EngineerZone Discussions

## Sample and Buy <a> □</a>

Visit the product page to see pricing options

## Technical Support <a> □</a>

Submit a technical question or find your regional support number

<sup>\*</sup> This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

# **TABLE OF CONTENTS**

Features	1
Applications	
Functional Block Diagram	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	5

ESD Caution	
Pin Configurations and Function Description	
Typical Performance Characteristics	
Test Circuits	10
Terminology	12
Outline Dimensions	13
Ordering Guide	13

### **REVISION HISTORY**

6/08—Revision 0: Initial Version

# **SPECIFICATIONS**

 $V_{\rm DD}$  = 4.2 V to 5.5V, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 to V <sub>DD</sub>	V	
On Resistance, R <sub>ON</sub>	0.8		Ωtyp	$V_{DD} = 4.2 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}; \text{ see Figure 16}$
	0.85	1	Ω max	
On Resistance Match Between Channels, $\Delta R_{ON}$	0.02		Ωtyp	$V_{DD} = 4.2 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}$
		0.04	Ω max	
On Resistance Flatness, R <sub>FLAT (ON)</sub>	0.17		Ωtyp	$V_{DD} = 4.2 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}$
		0.23	Ωmax	
LEAKAGE CURRENTS				V <sub>DD</sub> = 5.5 V
Source Off Leakage, Is (Off)	±10		pA typ	$V_S = 0.6 \text{ V}/4.2 \text{ V}, V_D = 4.2 \text{ V}/0.6 \text{ V}$ ; see Figure 17
Channel On Leakage, ID, Is (On)	±30		pA typ	$V_S = V_D = 0.6 \text{ V or } 4.2 \text{ V; see Figure } 18$
DIGITAL INPUTS			·	
Input High Voltage, V <sub>INH</sub>		2.0	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.002		μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
		0.05	μA max	
Digital Input Capacitance, C <sub>IN</sub>	2.5		pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				
t <sub>ON</sub>	17		ns typ	$R_L = 50 \Omega, C_L = 35 pF$
	23	28	ns max	$V_S = 3 \text{ V/O V}$ ; see Figure 19
t <sub>OFF</sub>	6		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
	8.5	9.2	ns max	$V_S = 3 \text{ V}$ ; see Figure 19
Break-Before-Make Time Delay, t <sub>BBM</sub>	14		ns typ	$R_L = 50 \Omega, C_L = 35 pF$
		8	ns min	$V_{S1} = V_{S2} = 1.5 \text{ V}$ ; see Figure 20
Charge Injection	30		pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 21}$
Off Isolation	-75		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 22
Channel-to-Channel Crosstalk	-85		dB typ	S1A to S2A/S1B to S2B, $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 25
	-73		dB typ	S1A to S1B/S2A to S2B, $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 24
Total Harmonic Distortion + Noise, THD + N	0.08		% typ	$R_L = 32 \Omega$ , $f = 20 Hz$ to 20 kHz, $V_S = 3.5 V p-p$
Insertion Loss	-0.06		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 23
−3 dB Bandwidth	100		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 23
C <sub>s</sub> (Off)	19.5		pF typ	
$C_D$ , $C_S$ (On)	50		pF typ	
POWER REQUIREMENTS				V <sub>DD</sub> = 5.5 V
loo	0.002		μA typ	Digital inputs = 0 V or 5.5 V
		1.0	μA max	

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, not subject to production test.

 $V_{\rm DD}$  = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$0$ to $V_{\text{DD}}$	V	
On Resistance, Ron	1.3		Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}; \text{ see Figure 16}$
	1.5	1.7	Ω max	
On Resistance Match Between Channels, $\Delta R_{ON}$	0.03		Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 0.6 \text{ V}, I_{DS} = 100 \text{ mA}$
		0.05	Ω max	
On Resistance Flatness, R <sub>FLAT (ON)</sub>	0.48		Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}$
		0.66	Ω max	
LEAKAGE CURRENTS				$V_{DD} = 3.6 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±10		pA typ	$V_S = 0.6 \text{ V/3.3 V}, V_D = 3.3 \text{ V/0.6 V}; \text{ see Figure 17}$
Channel On Leakage, ID, Is (On)	±30		pA typ	$V_S = V_D = 0.6 \text{ V or } 3.3 \text{ V; see Figure } 18$
DIGITAL INPUTS				_
Input High Voltage, V <sub>INH</sub>		1.35	V min	
Input Low Voltage, V <sub>INL</sub>		0.7	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.002		μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
		0.05	μA max	
Digital Input Capacitance, C <sub>IN</sub>	4		pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				
ton	25		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
	37	43	ns max	$V_s = 1.5 \text{ V/O V}$ ; see Figure 19
toff	7		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
	7.4	8	ns max	$V_s = 1.5 \text{ V}$ ; see Figure 19
Break-Before-Make Time Delay, t <sub>BBM</sub>	22		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
,		13	ns min	$V_{S1} = V_{S2} = 1 \text{ V; see Figure 20}$
Charge Injection	23		pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \text{ V}, C_L = 1 \text{ nF}; \text{ see Figure 21}$
Off Isolation	-75		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 22
Channel-to-Channel Crosstalk	-85		dB typ	S1A to S2A/S1B to S2B; $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 \text{ kHz}$ ; see Figure 25
	-73		dB typ	S1A to S1B/S2A to S2B; $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 \text{ kHz}$ ; see Figure 24
Total Harmonic Distortion, THD	0.15		% typ	$R_L = 32 \Omega$ , $f = 20 Hz$ to $20 kHz$ , $V_S = 1.5 V p-p$
Insertion Loss	-0.07		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 23
–3 dB Bandwidth	100		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 23
C <sub>s</sub> (Off)	20		pF typ	
C <sub>D</sub> , C <sub>s</sub> (On)	52		pF typ	
POWER REQUIREMENTS	1		1 /1	V <sub>DD</sub> = 3.6 V
IDD	0.002		μA typ	Digital inputs = 0 V or 3.6 V
	1	1.0	μA max	

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Parameter	Rating
V <sub>DD</sub> to GND	−0.3 V to +6 V
Analog Inputs <sup>1</sup>	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Digital Inputs <sup>1</sup>	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V or}$ 10 mA, whichever occurs first
Peak Current per Channel, S or D	500 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current per Channel, S or D	300 mA
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
10-Lead Mini LFCSP	
$\theta_{JA}$ Thermal Impedance, 3-Layer Board	131.6°C/W
Reflow Soldering, Pb-Free	
Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	10 sec to 40 sec

<sup>&</sup>lt;sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTION




Figure 2. Pin Configuration

### **Table 4. Pin Function Descriptions**

Pin No.	Mnemonic	Description	
1, 3, 7, 9	S1A, S1B, S2B, S2A	Source Terminal. This pin can be an input or output.	
2, 8	D1, D2	Drain Terminal. This pin can be an input or output.	
4	IN1	Logic Control Input.	
5	IN2	Logic Control Input.	
6	$V_{DD}$	Most Positive Power Supply Potential.	
10	GND	Ground (0 V) Reference.	

#### Table 5. ADG854 Truth Table

Logic (IN1/IN2)	Switch A (S1A or S2A)	Switch B (S1B or S2B)
0	Off	On
1	On	Off

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD} = 4.2 \text{ V to } 5.5 \text{ V}$ 




Figure 4. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ 




Figure 5. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 5 V$ 




Figure 6. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 3.3 \text{ V}$ 




Figure 7. Leakage Current vs. Temperature,  $V_{DD} = 5 V$ 




Figure 8. Leakage Current vs. Temperature,  $V_{DD} = 3.3 \text{ V}$ 




Figure 9. Charge Injection vs. Source Voltage





Figure 10. toN/toff Times vs. Temperature






Figure 12. Off Isolation vs. Frequency




Figure 13. Crosstalk vs. Frequency




Figure 14. Total Harmonic Distortion + Noise (THD+N) vs. Frequency




Figure 15. PSRR vs. Frequency

# **TEST CIRCUITS**




Figure 16. On Resistance





Figure 18. On Leakage







Figure 19. Switching Times, ton, toff






Figure 20. Break-Before-Make Time Delay,  $t_{BBM}$ 




Figure 21. Charge Injection




Figure 22. Off Isolation




Figure 23. Bandwidth




Figure 24. Channel-to-Channel Crosstalk (S1A to S1B/S2A to S2B)




Figure 25. Channel-to-Channel Crosstalk (S1A to S2A, S1B to S2B)

### **TERMINOLOGY**

 $I_{DD}$ 

Positive supply current.

 $V_D(V_S)$ 

Analog voltage on Terminal D and Terminal S.

Ron

Ohmic resistance between Terminal D and Terminal S.

R<sub>FLAT</sub> (ON)

The difference between the maximum and minimum values of on resistance as measured on the switch.

 $\Delta R_{\rm ON}$ 

On resistance match between any two channels.

Is (Off)

Source leakage current with the switch off.

I<sub>D</sub> (Off)

Drain leakage current with the switch off.

 $I_D$ ,  $I_S$  (On)

Channel leakage current with the switch on.

 $V_{\text{INL}}$ 

Maximum input voltage for Logic 0.

 $V_{INH}$ 

Minimum input voltage for Logic 1.

 $I_{INL}(I_{INH})$ 

Input current of the digital input.

Cs (Off)

Off switch source capacitance. Measured with reference to ground.

C<sub>D</sub> (Off)

Off switch drain capacitance. Measured with reference to ground.

 $C_D$ ,  $C_S$  (On)

On switch capacitance. Measured with reference to ground.

 $C_{IN}$ 

Digital input capacitance.

ton

Delay time between the 50% and 90% points of the digital input and switch on condition.

toff

Delay time between the 50% and 90% points of the digital input and switch off condition.

 $t_{BBN}$ 

On or off time measured between the 80% points of both switches when switching from one to another.

**Charge Injection** 

Measure of the glitch impulse transferred from the digital input to the analog output during on/off switching.

Off Isolation

Measure of unwanted signal coupling through an off switch.

Crosstalk

Measure of unwanted signal that is coupled from one channel to another because of parasitic capacitance.

-3 dB Bandwidth

Frequency at which the output is attenuated by 3 dB.

On Response

Frequency response of the on switch.

**Insertion Loss** 

The loss due to the on resistance of the switch.

THD + N

Ratio of the harmonics amplitude plus noise of a signal to the fundamental.

# **OUTLINE DIMENSIONS**




Figure 26. 10-Lead Lead Frame Chip Scale Package [LFCSP\_UQ] 1.30 × 1.60 mm Body, Ultrathin Quad (CP-10-10) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
ADG854BCPZ-REEL <sup>1</sup>	−40°C to +85°C	10-Lead Lead Frame Chip Scale Package [LFCSP_UQ]	CP-10-10	С
ADG854BCPZ-REEL7 <sup>1</sup>	−40°C to +85°C	10-Lead Lead Frame Chip Scale Package [LFCSP_UQ]	CP-10-10	С

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

**NOTES** 

**NOTES** 

**NOTES** 

