

TABLE OF CONTENTS

Features	1	Continuous Current per Channel, Sx or D.....	7
Applications.....	1	Absolute Maximum Ratings	8
Functional Block DiagramS	1	ESD Caution.....	8
General Description	1	Pin Configurations and Function Descriptions	9
Product Highlights	1	Typical Performance Characteristics	10
Revision History	2	Test Circuits.....	14
Specifications.....	3	Terminology	17
±15 V Dual Supply	3	Applications Information	18
±20 V Dual Supply	4	Trench Isolation.....	18
12 V Single Supply.....	5	Outline Dimensions.....	19
36 V Single Supply.....	6	Ordering Guide	19

REVISION HISTORY

3/15—Rev. 0 to Rev. A

Added 8-Lead LFCSP.....	Universal
Added Figure 1; Renumbered Sequentially	1
Changes to Table 1.....	3
Changes to Table 2.....	4
Changes to Table 3.....	5
Changes to Table 4.....	6
Changed Continuous Current, Sx or D to 8-Lead MSOP, Table 5	7
Added Figure 3 and Table 8; Renumbered Sequentially	9
Changes to Table 7.....	9
Changes to Figure 5.....	10

Added Figure 23	13
Changes to Figure 24 Caption	14
Added Figure 25 and Figure 26	14
Deleted Figure 27; Renumbered Sequentially	14
Added Figure 32 and Figure 33	15
Changes to Terminology Section	17
Added Figure 37, Outline Dimensions.....	19
Changes to Ordering Guide	19

9/13—Revision 0: Initial Version

SPECIFICATIONS **$\pm 15\text{ V DUAL SUPPLY}$**

$V_{DD} = +15\text{ V} \pm 10\%$, $V_{SS} = -15\text{ V} \pm 10\%$, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range	13.5	19	23	V	$V_S = \pm 10\text{ V}$, $I_S = -10\text{ mA}$; see Figure 27
On Resistance, R_{ON}	15			Ω typ	$V_{DD} = +13.5\text{ V}$, $V_{SS} = -13.5\text{ V}$
On-Resistance Match Between Channels, ΔR_{ON}	0.1			Ω max	$V_S = \pm 10\text{ V}$, $I_S = -10\text{ mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$	0.8	1.3	1.4	Ω typ	$V_S = \pm 10\text{ V}$, $I_S = -10\text{ mA}$
	1.8			Ω max	
	2.2	2.7	3.1	Ω max	
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)	± 0.1			nA typ	$V_{DD} = +16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$
	± 0.25	± 1	± 10	nA max	$V_S = \pm 10\text{ V}$, $V_D = \mp 10\text{ V}$; see Figure 24 and Figure 25
Drain Off Leakage, I_D (Off)	± 0.1			nA typ	$V_S = \pm 10\text{ V}$, $V_D = \mp 10\text{ V}$; see Figure 25
Channel On Leakage, I_D (On), I_S (On)	± 0.4	± 4	± 10	nA max	$V_S = V_D = \pm 10\text{ V}$; see Figure 24 and Figure 26
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.002		± 0.1	μA typ	$V_{IN} = V_{GND}$ or V_{DD}
Digital Input Capacitance, C_{IN}	6			μA max	
DYNAMIC CHARACTERISTICS ¹				pF typ	
Transition Time, $t_{TRANSITION}$	217			ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$
	260	310	336	ns max	$V_S = 10\text{ V}$; see Figure 32
t_{ON} (EN)	179			ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$
	212	261	298	ns max	$V_S = 10\text{ V}$; see Figure 33
t_{OFF} (EN)	153			ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$
	176	195	209	ns max	$V_S = 10\text{ V}$; see Figure 33
Break-Before-Make Time Delay, t_D	86		45	ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$
				ns min	$V_S = 10\text{ V}$; see Figure 34
Charge Injection, Q_{IN}	130			pC typ	$V_S = 0\text{ V}$, $R_S = 0\Omega$, $C_L = 1\text{ nF}$; see Figure 35
Off Isolation	-60			dB typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 29
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 28
Total Harmonic Distortion + Noise	0.01			% typ	$R_L = 1\text{ k}\Omega$, 15 V p-p , $f = 20\text{ Hz}$ to 20 kHz ; see Figure 30
-3 dB Bandwidth	190			MHz typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$; see Figure 31
Insertion Loss	-0.8			dB typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 31
C_S (Off)	12			μA typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
C_D (Off)	23			μA max	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
C_D (On), C_S (On)	55			μA typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
POWER REQUIREMENTS				μA max	$V_{DD} = +16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$
I_{DD}	45			μA typ	Digital inputs = 0 V or V_{DD}
	55			μA max	
I_{SS}	0.001		70	μA typ	Digital inputs = 0 V or V_{DD}
			1	μA max	
V_{DD}/V_{SS}			$\pm 9/\pm 22$	V min/V max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

±20 V DUAL SUPPLY

$V_{DD} = +20\text{ V} \pm 10\%$, $V_{SS} = -20\text{ V} \pm 10\%$, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range				V	
On Resistance, R_{ON}	12.5 14	18	22	Ω typ Ω max Ω typ	$V_S = \pm 15\text{ V}$, $I_S = -10\text{ mA}$; see Figure 27
On-Resistance Match Between Channels, ΔR_{ON}	0.1			Ω typ	$V_{DD} = +18\text{ V}$, $V_{SS} = -18\text{ V}$
On-Resistance Flatness, $R_{FLAT(ON)}$	0.8 2.3 2.7	1.3	1.4 3.7	Ω max Ω typ Ω max	$V_S = \pm 15\text{ V}$, $I_S = -10\text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)	± 0.1			nA typ	$V_{DD} = +22\text{ V}$, $V_{SS} = -22\text{ V}$
Drain Off Leakage, I_D (Off)	± 0.25 ± 0.1 ± 0.4 ± 0.1	± 1	± 10	nA max nA typ nA max nA typ	$V_S = \pm 15\text{ V}$, $V_D = \mp 15\text{ V}$; see Figure 24 and Figure 25
Channel On Leakage, I_D (On), I_S (On)	± 0.4	± 4	± 10	nA typ nA max	$V_S = V_D = \pm 15\text{ V}$; see Figure 24 and Figure 26
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.002		± 0.1	μA typ μA max	$V_{IN} = V_{GND}$ or V_{DD}
Digital Input Capacitance, C_{IN}	6			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, $t_{TRANSITION}$	200 235			ns typ ns max	$R_L = 300\text{ }\Omega$, $C_L = 35\text{ pF}$
t_{ON} (EN)	199 239	279	294	ns typ	$V_S = 10\text{ V}$; see Figure 32
t_{OFF} (EN)	157 185	300	344 227	ns max ns typ ns min	$R_L = 300\text{ }\Omega$, $C_L = 35\text{ pF}$ $V_S = 10\text{ V}$; see Figure 33 $R_L = 300\text{ }\Omega$, $C_L = 35\text{ pF}$ $V_S = 10\text{ V}$; see Figure 33
Break-Before-Make Time Delay, t_D	77		46	ns typ	$R_L = 300\text{ }\Omega$, $C_L = 35\text{ pF}$ $V_S = 10\text{ V}$; see Figure 34
Charge Injection, Q_{INJ}	160			pC typ	$V_S = 0\text{ V}$, $R_S = 0\text{ }\Omega$, $C_L = 1\text{ nF}$; see Figure 35
Off Isolation	-60			dB typ	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 29
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 28
Total Harmonic Distortion + Noise	0.01			% typ	$R_L = 1\text{ k}\Omega$, 20 V p-p, $f = 20\text{ Hz}$ to 20 kHz; see Figure 30
-3 dB Bandwidth	190			MHz typ	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$; see Figure 31
Insertion Loss	-0.7			dB typ	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 31
C_S (Off)	11			pF typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
C_D (Off)	22			pF typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
C_D (On), C_S (On)	55			pF typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
POWER REQUIREMENTS					
I_{DD}	50			μA typ	$V_{DD} = +22\text{ V}$, $V_{SS} = -22\text{ V}$
I_{SS}	70	0.001	110	μA max	Digital inputs = 0 V or V_{DD}
V_{DD}/V_{SS}			1 $\pm 9/\pm 22$	μA typ μA max V min/V max	Digital inputs = 0 V or V_{DD} GND = 0 V

¹ Guaranteed by design; not subject to production test.

12 V SINGLE SUPPLY

$V_{DD} = 12 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V_{DD}	V	
On Resistance, R_{ON}	26			Ω typ	$V_S = 0 \text{ V}$ to 10 V, $I_S = -10 \text{ mA}$; see Figure 27
On-Resistance Match Between Channels, ΔR_{ON}	30 0.1	38	44	Ω max Ω typ	$V_{DD} = 10.8 \text{ V}$, $V_{SS} = 0 \text{ V}$ $V_S = 0 \text{ V}$ to 10 V, $I_S = -10 \text{ mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$	1 5.5 6.8	1.5	1.6	Ω max Ω typ Ω max	$V_S = 0 \text{ V}$ to 10 V, $I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)	± 0.1			nA typ	$V_{DD} = +13.2 \text{ V}$, $V_{SS} = 0 \text{ V}$
Drain Off Leakage, I_D (Off)	± 0.25 ± 0.1 ± 0.4 ± 0.1	± 1 ± 1 ± 4 ± 4	± 10 ± 10 ± 10 ± 10	nA max nA typ nA max nA typ	$V_S = 1 \text{ V}$ to 10 V, $V_D = 10 \text{ V}$ to 1 V; see Figure 24 and Figure 25
Channel On Leakage, I_D (On), I_S (On)				nA typ nA max	$V_S = V_D = 1 \text{ V}$ to 10 V; see Figure 24 and Figure 26
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.002		± 0.1	μA typ μA max	$V_{IN} = V_{GND}$ or V_{DD}
Digital Input Capacitance, C_{IN}	6			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, $t_{TRANSITION}$	333 414	508	567	ns typ ns max	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$; see Figure 32
t_{ON} (EN)	327 410	526	612	ns typ ns max	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$; see Figure 33
t_{OFF} (EN)	166 200	528	611	ns typ ns max	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$; see Figure 33
Break-Before-Make Time Delay, t_D	176		97	ns typ ns min	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$; see Figure 34
Charge Injection, Q_{IN}	55			pC typ	$V_S = 6 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 35
Off Isolation	-60			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 29
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 28
Total Harmonic Distortion + Noise	0.03			% typ	$R_L = 1 \text{ k}\Omega$, 6 V p-p, $f = 20 \text{ Hz}$ to 20 kHz; see Figure 30
-3 dB Bandwidth	170			MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$; see Figure 31
Insertion Loss	-1.7			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 31
C_S (Off)	15			pF typ	$V_S = 6 \text{ V}$, $f = 1 \text{ MHz}$
C_D (Off)	29			pF typ	$V_S = 0 \text{ V}$, $f = 1 \text{ MHz}$
C_D (On), C_S (On)	50			pF typ	$V_S = 6 \text{ V}$, $f = 1 \text{ MHz}$
POWER REQUIREMENTS					
I_{DD}	40 50		65 9/40	μA typ μA max V min/V max	$V_{DD} = 13.2 \text{ V}$ Digital inputs = 0 V or V_{DD}
V_{DD}					GND = 0 V, $V_{SS} = 0 \text{ V}$

¹ Guaranteed by design; not subject to production test.

36 V SINGLE SUPPLY

$V_{DD} = 36 V \pm 10\%$, $V_{SS} = 0 V$, GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range					
On Resistance, R_{ON}	14.5		0 V to V_{DD}	V Ω typ	$V_S = 0 V$ to 30 V, $I_S = -10$ mA; see Figure 27
On-Resistance Match Between Channels, ΔR_{ON}	16 0.1	20	24	Ω max Ω typ	$V_{DD} = 32.4 V$, $V_{SS} = 0 V$ $V_S = 0 V$ to 30 V, $I_S = -10$ mA
On-Resistance Flatness, $R_{FLAT(ON)}$	0.8 3.5 4.3	1.3	1.4 6.5	Ω max Ω typ Ω max	$V_S = 0 V$ to 30 V, $I_S = -10$ mA
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)	± 0.1			nA typ	$V_{DD} = 39.6 V$, $V_{SS} = 0 V$
Drain Off Leakage, I_D (Off)	± 0.25 ± 0.1 ± 0.4	± 1	± 10	nA max nA typ nA max nA typ	$V_S = 1 V$ to 30 V, $V_D = 30 V$ to 1 V; see Figure 24 and Figure 25
Channel On Leakage, I_D (On), I_S (On)	± 0.1 ± 0.4	± 4	± 10	nA typ nA max	$V_S = V_D = 1 V$ to 30 V; see Figure 24 and Figure 26
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.002		± 0.1	μA typ μA max	$V_{IN} = V_{GND}$ or V_{DD}
Digital Input Capacitance, C_{IN}	6			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, $t_{TRANSITION}$	216 250			ns typ ns max	$R_L = 300 \Omega$, $C_L = 35$ pF $V_S = 18 V$; see Figure 32
t_{ON} (EN)	199 232	286	310 315	ns typ ns max	$R_L = 300 \Omega$, $C_L = 35$ pF $V_S = 18 V$; see Figure 33
t_{OFF} (EN)	160 193	279	315	ns typ ns max	$R_L = 300 \Omega$, $C_L = 35$ pF $V_S = 18 V$; see Figure 33
Break-Before-Make Time Delay, t_D	80		47	ns typ ns min	$R_L = 300 \Omega$, $C_L = 35$ pF $V_S = 18 V$; see Figure 34
Charge Injection, Q_{INJ}	135			pC typ	$V_S = 18 V$, $R_S = 0 \Omega$, $C_L = 1$ nF; see Figure 35
Off Isolation	-60			dB typ	$R_L = 50 \Omega$, $C_L = 5$ pF, $f = 1$ MHz; see Figure 29
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5$ pF, $f = 1$ MHz; see Figure 28
Total Harmonic Distortion + Noise	0.01			% typ	$R_L = 1 k\Omega$, 18 V p-p, $f = 20$ Hz to 20 kHz; see Figure 30
-3 dB Bandwidth	170			MHz typ	$R_L = 50 \Omega$, $C_L = 5$ pF; see Figure 31
Insertion Loss	-1			dB typ	$R_L = 50 \Omega$, $C_L = 5$ pF, $f = 1$ MHz; see Figure 31
C_S (Off)	14			pF typ	$V_S = 18 V$, $f = 1$ MHz
C_D (Off)	26			pF typ	$V_S = 0 V$, $f = 1$ MHz
C_D (On), C_S (On)	50			pF typ	$V_S = 18 V$, $f = 1$ MHz
POWER REQUIREMENTS					
I_{DD}	80			μA typ	$V_{DD} = 39.6 V$
V_{DD}	100		130 9/40	μA max V min/V max	Digital inputs = 0 V or V_{DD}
					GND = 0 V, $V_{SS} = 0 V$

¹ Guaranteed by design; not subject to production test.

CONTINUOUS CURRENT PER CHANNEL, Sx OR D

Table 5.

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
8-LEAD MSOP $V_{DD} = 15\text{ V}, V_{SS} = -15\text{ V}$	113	73	46	mA maximum	$\theta_{JA} = 133.1^\circ\text{C}/\text{W}$
$V_{DD} = 20\text{ V}, V_{SS} = -20\text{ V}$	118	76	47	mA maximum	
$V_{DD} = 12\text{ V}, V_{SS} = 0\text{ V}$	90	60	41	mA maximum	
$V_{DD} = 36\text{ V}, V_{SS} = 0\text{ V}$	116	74	46	mA maximum	
8-LEAD LFCSP $V_{DD} = 15\text{ V}, V_{SS} = -15\text{ V}$	156	92	52	mA maximum	$\theta_{JA} = 60.88^\circ\text{C}/\text{W}$
$V_{DD} = 20\text{ V}, V_{SS} = -20\text{ V}$	163	95	53	mA maximum	
$V_{DD} = 12\text{ V}, V_{SS} = 0\text{ V}$	126	78	48	mA maximum	
$V_{DD} = 36\text{ V}, V_{SS} = 0\text{ V}$	160	93	53	mA maximum	

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise noted.

Table 6.

Parameter	Rating
V _{DD} to V _{SS}	48 V
V _{DD} to GND	-0.3 V to +48 V
V _{SS} to GND	+0.3 V to -48 V
Analog Inputs ¹	V _{SS} – 0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first
Digital Inputs ¹	V _{SS} – 0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first
Peak Current, Sx or D Pins	410 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx or D ²	Data + 15%
Temperature Range	
Operating	-40°C to +125°C
Storage	-65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, θ _{JA}	
8-Lead MSOP (4-Layer Board)	133.1°C/W
8-Lead LFCSP	60.88°C/W
Reflow Soldering Peak Temperature, Pb Free	As per JEDEC J-STD-020
Human Body Model (HBM) ESD	8 kV

¹ Overvoltages at the IN, Sx, and D pins are clamped by internal diodes. Limit current to the maximum ratings given.

² See Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES
1. EXPOSED PAD TIED TO SUBSTRATE, V_{SS}.

Figure 3. 8-Lead LFCSP Pin Configuration



NOTES
1. NC = NO CONNECT. NOT INTERNALLY CONNECTED.

Figure 4. 8-Lead MSOP Pin Configuration

Table 7. Pin Function Descriptions

Pin No.		Mnemonic	Description
LFCSP	MSOP		
1	1	D	Drain Terminal. This pin can be an input or output.
2	2	SA	Source Terminal. This pin can be an input or an output.
3	3	GND	Ground (0 V) Reference.
4	4	V _{DD}	Most Positive Power Supply Potential.
5		EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are turned off. When this pin is high, the IN logic input determines the state of the switch.
6	6	IN	Logic Control Input.
7	7	V _{SS}	Most Negative Power Supply Potential.
8	8	SB	Source Terminal. This pin can be an input or an output.
	5	NC	No Connect. Not internally connected.
	Not applicable	EPAD	Exposed Pad. Exposed pad tied to substrate, V _{SS} .

Table 8. LFCSP Truth Table


EN	IN	Switch A	Switch B
0	X ¹	Off	Off
1	0	On	Off
1	1	Off	On

¹ X = don't care.


Table 9. MSOP Truth Table

IN	Switch A	Switch B
0	On	Off
1	Off	On


TYPICAL PERFORMANCE CHARACTERISTICS




11370-003




11370-005




11370-004









11370-007



11370-005



11370-008






Figure 17. Off Isolation vs. Frequency




Figure 18. Crosstalk vs. Frequency




Figure 19. Charge Injection vs. Source Voltage




Figure 20. THD + N vs. Frequency





Figure 21. Bandwidth

Figure 22. $t_{\text{TRANSITION}}$ Times vs. Temperature




Figure 23. ACPSRR vs. Frequency

11370-123

TEST CIRCUITS




Figure 24. Channel On and Source Off Leakage (MSOP Only)




Figure 27. On Resistance




Figure 25. Off Leakage (LFCSP Only)




Figure 28. Channel-to-Channel Crosstalk




Figure 26. On Leakage (LFCSP Only)







Figure 29. Off Isolation




11370-025





11370-026




*ALTERNATIVELY, SB CAN BE CONNECTED TO V_S WITH SA CONNECTED TO GROUND.



11370-127

Figure 32. Transition Time, $t_{TRANSITION}$ Figure 33. Enable Delay, $t_{ON} (EN)$, $t_{OFF} (EN)$ (LFCSP Only)

11370-132

Figure 34. Break-Before-Make Delay, t_D

11370-028




Figure 35. Charge Injection

11370-029

TERMINOLOGY

I_{DD}

I_{DD} represents the positive supply current.

I_{SS}

I_{SS} represents the negative supply current.

V_D, V_S

V_D and V_S represent the analog voltage on Terminal D and Terminal S, respectively.

R_{ON}

R_{ON} is the ohmic resistance between Terminal D and Terminal S.

ΔR_{ON}

ΔR_{ON} represents the difference between the R_{ON} of any two channels.

R_{FLAT (ON)}

The difference between the maximum and minimum value of on resistance as measured over the specified analog signal range is represented by R_{FLAT (ON)}.

I_s (Off)

I_s (Off) is the source leakage current with the switch off.

I_d (Off)

I_d (Off) is the drain leakage current with the switch off.

I_d (On), I_s (On)

I_d (On) and I_s (On) represent the channel leakage currents with the switch on.

V_{INL}

V_{INL} is the maximum input voltage for Logic 0.

V_{INH}

V_{INH} is the minimum input voltage for Logic 1.

I_{INL}, I_{INH}

I_{INL} and I_{INH} represent the low and high input currents of the digital inputs.

C_D (Off)

C_D (Off) represents the off switch drain capacitance, which is measured with reference to ground.

C_s (Off)

C_s (Off) represents the off switch source capacitance, which is measured with reference to ground.

C_D (On), C_s (On)

C_D (On) and C_s (On) represent on switch capacitances, which are measured with reference to ground.

C_{IN}

C_{IN} represents digital input capacitance.

t_{ON} (EN)

t_{ON} represents the delay time between the 50% and 90% points of the digital input and switch on condition. See Figure 33.

t_{OFF} (EN)

t_{OFF} represents the delay time between the 50% and 90% points of the digital input and switch off condition. See Figure 33.

t_{TRANSITION}

t_{TRANSITION} represents the delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

t_D

t_D represents the off time measured between the 80% point of both switches when switching from one address state to another.

Off Isolation

Off isolation is a measure of unwanted signal coupling through an off channel.

Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB, from its dc level.

Total Harmonic Distortion + Noise (THD + N)

THD + N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.

AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR measures the ability of a device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR. See Figure 23.

APPLICATIONS INFORMATION

The ADG54xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off. The ADG5419 high voltage switch allows single-supply operation from 9 V to 40 V and dual-supply operation from ± 9 V to ± 22 V. The ADG5419 (as well as other select devices within this family) achieves an 8 kV human body model ESD rating, which provides a robust solution, eliminating the need for separate protection circuitry designs in some applications.

TRENCH ISOLATION

In the ADG5419, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction-isolated switches, are eliminated, and the result is a completely latch-up immune switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. The two transistors form a silicon-controlled rectifier (SCR) type circuit, causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up immune switch.




Figure 36. Trench Isolation

11370630

OUTLINE DIMENSIONS




Figure 37. 8-Lead Lead Frame Chip Scale Package [LFCSP_WD]
2 mm × 3 mm Body, Very Very Thin, Dual Lead
(CP-8-4)

Dimensions shown in millimeters




Figure 38. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)

Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
ADG5419BCPZ-RL7	-40°C to +125°C	8-Lead Lead Frame Chip Scale Package [LFCSP_WD]	CP-8-4	BL
ADG5419BRMZ	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	S48
ADG5419BRMZ-RL7	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	S48

¹ Z = RoHS Compliant Part.