

Package Types



Typical Application



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

TC510/TC514 Positive Supply Voltage
(V _{DD} to GND)+10.5V
TC500/TC500A Supply Voltage
(V _{DD} to V _{SS})+18V
TC500/TC500A Positive Supply Voltage
(V _{DD} to GND)+12V
TC500/TC500A Negative Supply Voltage
(V _{SS} to GND)8V
Analog Input Voltage (V $_{\mbox{\footnotesize{IN}}}\mbox{+}$ or V $_{\mbox{\footnotesize{IN}}}\mbox{-})$ V $_{\mbox{\footnotesize{DD}}}$ to V $_{\mbox{\footnotesize{SS}}}$
Logic Input Voltage V_{DD} +0.3V to GND - 0.3V
Voltage on OSC:
0.3V to (V_{DD} +0.3V) for V_{DD} < 5.5V
Ambient Operating Temperature Range:
0°C to +70°C
Storage Temperature Range:65°C to +150°C

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, TC510/TC514: V_{DD} = +5V, TC500/TC500A: V_{SS} = ±5V. C_{AZ} = C_{REF} = 0.47 μ F.

Parameters	Cum	Т	A = +25°	С	T _A =	0°C to 7	70°C	Units	Conditions
Parameters	Sym	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Conditions
Analog									
Resolution		60	_	_	_	_	_	μV	Note 1
Zero-scale Error with	ZSE	_		0.005	_	0.005	0.012	% F.S.	TC500/TC510/TC514
Auto-zero Phase		_	_	0.003	_	0.003	0.009		TC500A
End Point Linearity	ENL	_	0.005	0.015	_	0.015	0.060	% F.S.	TC500/TC510/TC514
		_	_	0.010	_	0.010	0.045	% F.S.	Note 1, Note 2, TC500A
Best-Case Straight Line Linearity	NL	_	0.003	0.008	_	_	_	% F.S.	TC500/TC510/TC514, Note 1, Note 2
		_	_	0.005	_	_	_	% F.S.	TC500A
Zero-scale Temp. Coefficient	ZS _{TC}	_	_	_	_	1	2	μV/°C	Over Operating Temperature Range
Full-scale Symmetry Error (Rollover Error)	SYE	_	0.01	_	_	0.03	_	% F.S.	Note 1
Full-scale Temperature Coefficient	FS _{TC}	_	_	_	_	10		ppm/°C	Over Operating Temperature Range; External Reference TC = 0 ppm/°C
Input Current	I _{IN}	_	6	_	_	_	_	pА	V _{IN} = 0V
Common Mode Voltage Range	V _{CMR}	V _{SS} + 1.5	_	V _{DD} – 1.5	V _{SS} + 1.5	_	V _{DD} – 1.5	V	
Integrator Output Swing		V _{SS} + 0.9	_	V _{DD} – 0.9	V _{SS} + 0.9	_	V _{SS} + 0.9	V	
Analog Input Signal Range		V _{SS} + 1.5	_	V _{DD} – 1.5	V _{SS} + 1.5	_	V _{SS} + 1.5	V	ACOM = GND = 0V

Note 1: Integrate time \geq 66 ms, auto-zero time \geq 66 ms, V_{INT} (peak) \approx 4V.

- 2: End point linearity at $\pm 1/4$, $\pm 1/2$, $\pm 3/4$ F.S. after full-scale adjustment.
- 3: Rollover error is related to C_{INT} , C_{REF} , C_{AZ} characteristics.

DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, TC510/TC514: V_{DD} = +5V, TC500/TC500A: V_{SS} = ±5V. $C_{AZ} = C_{REF} = 0.47 \, \mu F.$ $T_{\Delta} = +25^{\circ}C$ $T_A = 0$ °C to 70°C **Parameters** Sym Units **Conditions** Min. Min. Тур. Max. Тур. Max. Voltage Reference ٧ V_{REF} V_{SS} +1 V_{DD} – 1 V_{SS} +1 $\overline{V}_{DD} - 1$ V_{REF}- V_{REF}+ Range Digital Comparator Logic 1, ٧ I_{SOURCE} = 400 μA V_{OH} 4 4 **Output High** Comparator Logic 0, 0.4 0.4 ٧ V_{OL} $I_{SINK} = 2.1 \text{ mA}$ **Output Low** ٧ Logic 1, Input High V_{IH} 3.5 3.5 Voltage ٧ Logic 0, Input Low V_{IL} 1 1 Voltage Logic Input Current l_l 0.3 μΑ Logic '1' or '0' 2 Comparator Delay 3 t_D μS Multiplexer (TC514 Only) Maximum Input -2.5 ٧ 2.5 -2.5 2.5 $V_{DD} = 5V$ Voltage Drain/Source ON 6 10 kΩ $V_{DD} = 5V$ **R**DSON Resistance Power (TC510/TC514 Only) Supply Current 1.8 2.4 3.5 mΑ V_{DD} = 5V, A = 1, B = 1 I_S Power Dissipation 18 mW $V_{DD} = 5V$ P_D Positive Supply V_{DD} 4.5 5.5 4.5 5.5 ٧ Operating Voltage Range Operating Source $\mathsf{R}_{\mathsf{OUT}}$ 60 85 100 Ω $I_{OUT} = 10 \text{ mA}$ Resistance Oscillator Frequency 100 kHz Note 1 Maximum Current -10 -10 mA $V_{DD} = 5V$ I_{OUT} Out Power (TC500/TC500A Only) Supply Current 1 1.5 2.5 mA $V_S = \pm 5V, A = B = 1$ Is P_D Power Dissipation 10 mW $V_{DD} = 5V, V_{SS} = -5V$ 4.5 Positive Supply V_{DD} 4.5 7.5 7.5 V Operating Range V_{SS} **Negative Supply** -4.5 -7.5 - 4.5 -7.5 ٧ Operating Range

Note 1: Integrate time \geq 66 ms, auto-zero time \geq 66 ms, V_{INT} (peak) \approx 4V.

^{2:} End point linearity at ±1/4, ±1/2, ±3/4 F.S. after full-scale adjustment.

^{3:} Rollover error is related to C_{INT}, C_{REF}, C_{AZ} characteristics.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Output Voltage vs. Load Current.




FIGURE 2-2: Output Ripple vs. Load Current.




FIGURE 2-3: Oscillator Frequency vs. Capacitance.




FIGURE 2-4: Output Voltage vs. Output Current.




FIGURE 2-5: Output Source Resistance vs. Temperature.




FIGURE 2-6: Oscillator Frequency vs. Temperature.

NOTES:

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Common Mode Range (CMR). Common Mode Range (CMR).	IADLL 3-1.		CHON IAD		
PDIP, SOIC PDIP, SOIC		TC510	TC514	Symbol	Function
2		PDIP, SOIC	PDIP, SOIC		
2	1	2	2	C _{INT}	Integrator output. Integrator capacitor connection.
3 3 3 C _{NZ}	2	Not Used	Not Used		Negative power supply input (TC500/TC500A only).
4 4 4 BUF Buffer output. The Integrator capacitor connection. 5 5 5 ACOM This pin is grounded in most applications. It is recommended that ACOM and the input common pin (Ve _n - or CH _n -) be within the analog Common Mode Range (CMR). 6 6 6 6 C _{REF} - 1 input. Registive reference capacitor connection. 7 7 7 7 7 C _{REF} + 1 input. Positive reference capacitor connection. 8 8 8 6 V _{REF} - 1 input. External voltage reference (-) connection. 9 9 9 9 Y _{REF} - 1 input. External voltage reference (-) connection. 10 15 Not Used V _{IN} - Negative analog input. 11 16 Not Used V _{IN} - 12 18 22 A Input. Converter phase control MSB. (See input B.) 13 17 21 B Input. Converter phase control LSB. The states of A, B place the TCSX in one of four required phases. A conversion is complete when all four phases have been executed: Phase control input pins: AB = 00: Integrate or 20: Auto-zero 10: Auto-zero 10: Auto-zero 10: Auto-zero 10: Auto-zero 10: Auto-zero 10: Integrate 11: De-integrate 11: De-integrate 11: De-integrate 12: De-integrate 13: De-integrate 14: De-integrate 14: De-integrate 15: De-integrate 15: De-integrate 16: De-integrate 16: De-integrate 17: De-	3	3	3		Auto-zero input. The auto-zero capacitor connection.
S	4	4	4		Buffer output. The Integrator capacitor connection.
7 7 7 7 CREF Input. Positive reference capacitor connection. 8 8 8 8 VREF Input. External voltage reference (-) connection. 9 9 9 9 VREF Input. External voltage reference (-) connection. 10 15 Not Used V _{IN*} Positive analog input. 11 16 Not Used V _{IN*} Positive analog input. 11 16 Not Used V _{IN*} Positive analog input. 11 17 21 B Input. Converter phase control MSB. (See input B.) 13 17 21 B Input. Converter phase control MSB. (See input B.) 14 19 23 CMPTR OUT Zero crossing comparator output. CMPTR is high during the integrated and is low when a negative input voltage is being integrated and is low when a negative input voltage is being integrated and is low when a negative input voltage is being integrated. A high to-low transition on CMPTR signals the rosessor that the Deintegrate phase is completed. CMPTR is undefined during the auto-zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase in the province of the pro	5	5	5	ACOM	This pin is grounded in most applications. It is recommended that ACOM and the input common pin (Ve _n - or CH _n -) be within the analog
8 8 8 VREF* Input. External voltage reference (-) connection. 9 9 9 9 VREF* Input. External voltage reference (-) connection. 110 15 Not Used VIN* Negative analog input. 111 16 Not Used VIN* Positive analog input. 112 18 22 A Input. Converter phase control MSB. (See input B.) 113 17 21 B Input. Converter phase control LSB. The states of A, B place the TCSXX in one of four required phases. A conversion is complete when all four phases have been executed: Phase control input pins: AB = 00: Integrator zero 01: Auto-zero 10: Integrate 11: De-integrate 12: De-integrate 12: De-integrate 12: De-integrate 13: De-integrate 13: De-integrate 14: De-integrate 14: De-integrate 15: De-integrate 15: De-integrate 15: De-integrate 16: De-integr	6	6	6	C _{REF} -	Input. Negative reference capacitor connection.
9 9 9 VREF* Input. External voltage reference (+) connection. 10 15 Not Used V _{IN*} Negative analog input. 11 16 Not Used V _{IN*} Positive analog input. 12 18 22 A Input. Converter phase control MSB. (See input B.) 13 17 21 B Input. Converter phase control LSB. The states of A, B place the TCSXX in one of four required phases. A conversion is complete when all four phases have been executed: Phase control input pins: AB = 00: Integrator zero 10: Integrate years and years are control input pins: AB = 00: Integrate years and years are control input years and years are pastive input voltage is being integrated and is low when a negative input voltage is being integrated and is low when a negative input voltage is being integrated. A high-to-low transition on CMPTR is undefined during the integrate phase is completed. CMPTR is undefined during the auto-zero phase. It should be monitored to time the integrator zero phase in the processor that the Deintegrate phase is completed. CMPTR is undefined during the auto-zero phase. It should be monitored to time the integrator zero phase in the processor in the integrator zero phase in the processor in t	7		7	C _{REF} +	Input. Positive reference capacitor connection.
10	8	8	8	V _{REF} -	Input. External voltage reference (-) connection.
11	9	9	9	V_{REF} +	Input. External voltage reference (+) connection.
12 18 22 A Input. Converter phase control MSB. (See input B.) 13 17 21 B Input. Converter phase control LSB. The states of A, B place the TCSXX in one of four required phases. A conversion is complete when all four phases have been executed: Phase control input pins: AB = 00: Integrator zero 10: Integrate 11: De-integrate 11: D	10	15	Not Used	V _{IN} -	Negative analog input.
13 17 21 B Input. Converter phase control LSB. The states of A, B place the TCSXX in one of four required phases. A conversion is complete when all four phases have been executed: Phase control input pins: AB = 00: Integrator zero	11	16	Not Used	V _{IN} +	Positive analog input.
TCSXX in one of four required phases. A conversion is complete when all four phases have been executed: Phase control input pins: AB = 00: Integrator zero 01: Auto-zero 10: Integrate 11: De-integrate 11: De-integrate 12: Auto-zero 10: Integrate 12: Auto-zero 10: Integrate 13: De-integrate 14: De-integrate 14: De-integration phase when a positive input voltage is being integrated and is low when a negative input voltage is being integrated and is low when a negative input voltage is being integrated. A high-to-low transition on CMPTR signals the processor that the De-integrate phase is completed. CMPTR is undefined during the auto-zero phase. It should be monitored to time the integrator zero phase 15: A bound be monitored to time the integrator zero phase 16: A bound be monitored to time the integrator zero phase 16: A bound be monitored to time the integrator zero phase 17: A bound be monitored to time the integrator zero phase 16: A bound be monitored to time the integrator zero phase 16: A bound be monitored to time the integrator zero phase 17: A bound be monitored to time the integrator zero phase 17: A bound be monitored to time the integrator zero phase 18: A bound be monitored to time the integrator zero phase 18: A bound be monitored to time the integrator zero phase 19: A bound be monitored to time the integrator zero phase 19: A bound be monitored to time the integrator zero phase 19: A bound be monitored to time the integrator zero phase 19: A bound be monitored to time the integrator zero phase 19: A bound be monitored to time the integrator zero phase 19: A bound be monitored to time the integrator zero phase 19: A bound 19: A boun	12	18	22	Α	Input. Converter phase control MSB. (See input B.)
integration phase when a positive input voltage is being integrated and is low when a negative input voltage is being integrated. A high-to-low transition on CMPTR signals the processor that the Deintegrate phase is completed. CMPTR is undefined during the auto-zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the processor that the Deintegrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should be monitored to time the integrator zero phase. It should b	13	17	21	В	TC5XX in one of four required phases. A conversion is complete when all four phases have been executed: Phase control input pins: AB = 00: Integrator zero 01: Auto-zero 10: Integrate
16 21 25 VDD Input. Power supply positive connection.	14	19	23	CMPTR OUT	integration phase when a <u>positive</u> input voltage is being integrated and is low when a negative input voltage is being integrated. A high-to-low transition on CMPTR signals the processor that the De-
 — 22 26 CAP+ Input. Negative power supply converter capacitor (+) connection. — 24 28 CAP- Input. Negative power supply converter capacitor (-) connection. — 1 1 V_{OUT} Output. Negative power supply converter output and reservoir capacitor connection. This output can be used to power other devices in the circuit requiring a negative bias voltage. — 20 24 OSC Oscillator control input. The negative power supply converter normally runs at a frequency of 100 kHz. The converter oscillator frequency can be slowed down (to reduce quiescent current) by connecting an external capacitor between this pin and V_{DD} (see Section 2.0 "Typical Performance Curves"). — 18 CH1+ Positive analog input pin. MUX channel 1. — 13 CH1- Negative analog input pin. MUX channel 1. — 17 CH2+ Positive analog input pin. MUX channel 2. — 12 CH2- Negative analog input pin. MUX channel 2. — 16 CH3+ Positive analog input pin. MUX channel 3. — 11 CH3- Negative analog input pin. MUX channel 3. — 11 CH3- Negative analog input pin. MUX channel 4. — 10 CH4- Negative analog input pin. MUX channel 4. 	15	23	27	DGND	Input. Digital ground.
 — 24 28 CAP- Input. Negative power supply converter capacitor (-) connection. — 1 1 1 V_{OUT} Output. Negative power supply converter output and reservoir capacitor connection. This output can be used to power other devices in the circuit requiring a negative bias voltage. — 20 24 OSC Oscillator control input. The negative power supply converter normally runs at a frequency of 100 kHz. The converter oscillator frequency can be slowed down (to reduce quiescent current) by connecting an external capacitor between this pin and V_{DD} (see Section 2.0 "Typical Performance Curves"). — 18 CH1+ Positive analog input pin. MUX channel 1. — 13 CH1- Negative analog input pin. MUX channel 1. — 17 CH2+ Positive analog input pin. MUX channel 2. — 12 CH2- Negative analog input pin. MUX channel 2. — 16 CH3+ Positive analog input pin. MUX channel 3. — 11 CH3- Negative analog input pin. MUX channel 3. — 11 CH3- Negative analog input pin. MUX channel 3. — 15 CH4+ Positive analog input pin. MUX channel 4. — 10 CH4- Negative analog input pin. MUX channel 4. 	16	21	25	V_{DD}	Input. Power supply positive connection.
 1 1 V_{OUT} Output. Negative power supply converter output and reservoir capacitor connection. This output can be used to power other devices in the circuit requiring a negative bias voltage. 20 24 OSC Oscillator control input. The negative power supply converter normally runs at a frequency of 100 kHz. The converter oscillator frequency can be slowed down (to reduce quiescent current) by connecting an external capacitor between this pin and V_{DD} (see Section 2.0 "Typical Performance Curves"). — 18 CH1+ Positive analog input pin. MUX channel 1. — 9 13 CH1- Negative analog input pin. MUX channel 1. — 17 CH2+ Positive analog input pin. MUX channel 2. — 12 CH2- Negative analog input pin. MUX channel 2. — 16 CH3+ Positive analog input pin. MUX channel 3. — 11 CH3- Negative analog input pin. MUX channel 3. — 11 CH3- Negative analog input pin. MUX channel 3. — 15 CH4+ Positive analog input pin. MUX channel 4. — 10 CH4- Negative analog input pin. MUX channel 4. 	_	22	26	CAP+	Input. Negative power supply converter capacitor (+) connection.
capacitor connection. This output can be used to power other devices in the circuit requiring a negative bias voltage. — 20 24 OSC Oscillator control input. The negative power supply converter normally runs at a frequency of 100 kHz. The converter oscillator frequency can be slowed down (to reduce quiescent current) by connecting an external capacitor between this pin and V _{DD} (see Section 2.0 "Typical Performance Curves"). — — 18 CH1+ Positive analog input pin. MUX channel 1. — — 13 CH1- Negative analog input pin. MUX channel 1. — — 17 CH2+ Positive analog input pin. MUX channel 2. — — 12 CH2- Negative analog input pin. MUX channel 2. — — 16 CH3+ Positive analog input pin. MUX channel 3. — — 11 CH3- Negative analog input pin. MUX channel 3. — — 15 CH4+ Positive analog input pin. MUX channel 4. — 10 CH4- Negative analog input pin. MUX channel 4.	_	24	28	CAP-	Input. Negative power supply converter capacitor (-) connection.
normally runs at a frequency of 100 kHz. The converter oscillator frequency can be slowed down (to reduce quiescent current) by connecting an external capacitor between this pin and V _{DD} (see Section 2.0 "Typical Performance Curves"). — — 18 CH1+ Positive analog input pin. MUX channel 1. — — 13 CH1- Negative analog input pin. MUX channel 1. — — 17 CH2+ Positive analog input pin. MUX channel 2. — — 12 CH2- Negative analog input pin. MUX channel 2. — — 16 CH3+ Positive analog input pin. MUX channel 3. — — 11 CH3- Negative analog input pin. MUX channel 3. — — 15 CH4+ Positive analog input pin. MUX channel 4. — 10 CH4- Negative analog input pin. MUX channel 4	_	1	1	V _{OUT} -	capacitor connection. This output can be used to power other
— — 13 CH1- Negative analog input pin. MUX channel 1. — — 17 CH2+ Positive analog input pin. MUX channel 2. — — 12 CH2- Negative analog input pin. MUX channel 2. — — 16 CH3+ Positive analog input pin. MUX channel 3. — — 11 CH3- Negative analog input pin. MUX channel 3. — — 15 CH4+ Positive analog input pin. MUX channel 4. — — 10 CH4- Negative analog input pin. MUX channel 4	_	20	24		normally runs at a frequency of 100 kHz. The converter oscillator frequency can be slowed down (to reduce quiescent current) by connecting an external capacitor between this pin and V_{DD} (see
— — 17 CH2+ Positive analog input pin. MUX channel 2. — — 12 CH2- Negative analog input pin. MUX channel 2. — — — 16 CH3+ Positive analog input pin. MUX channel 3. — — — 11 CH3- Negative analog input pin. MUX channel 3. — — — 15 CH4+ Positive analog input pin. MUX channel 4. — — — 10 CH4- Negative analog input pin. MUX channel 4	_	_			
— — 12 CH2- Negative analog input pin. MUX channel 2. — — 16 CH3+ Positive analog input pin. MUX channel 3. — — 11 CH3- Negative analog input pin. MUX channel 3. — — 15 CH4+ Positive analog input pin. MUX channel 4. — — 10 CH4- Negative analog input pin. MUX channel 4	_	_		CH1-	
— — 16 CH3+ Positive analog input pin. MUX channel 3. — — 11 CH3- Negative analog input pin. MUX channel 3. — — 15 CH4+ Positive analog input pin. MUX channel 4. — — 10 CH4- Negative analog input pin. MUX channel 4	_	_	17		<u> </u>
— — 11 CH3- Negative analog input pin. MUX channel 3. — — 15 CH4+ Positive analog input pin. MUX channel 4. — — 10 CH4- Negative analog input pin. MUX channel 4	_	_	12	CH2-	
— — 15 CH4+ Positive analog input pin. MUX channel 4. — — 10 CH4- Negative analog input pin. MUX channel 4	_	_	16	CH3+	Positive analog input pin. MUX channel 3.
— — 10 CH4- Negative analog input pin. MUX channel 4	_		11	CH3-	
	_	_	15	CH4+	Positive analog input pin. MUX channel 4.
— 20 A0 Multiplexer input channel select input LSB (see A1).			10	CH4-	Negative analog input pin. MUX channel 4
	_	_	20	A0	Multiplexer input channel select input LSB (see A1).

TABLE 3-1: PIN FUNCTION TABLE (CONTINUED)

TC500, TC500A	TC510	TC514	Symbol	Function
CERDIP, PDIP, SOIC	PDIP, SOIC	PDIP, SOIC		
_	1	19	A1	Multiplexer input channel select input MSB. Phase control input pins: A1, A0 = 00 = Channel 1 01 = Channel 2 10 = Channel 3 11 = Channel 4

4.0 DETAILED DESCRIPTION

4.1 Dual Slope Conversion Principles

Actual data conversion is accomplished in two phases: input signal integration and reference voltage de-integration.

The integrator output is initialized to 0V prior to the start of integration. During integration, analog switch S_1 connects V_{IN} to the integrator input where it is maintained for a fixed time period $(T_{\text{INT}}).$ The application of V_{IN} causes the integrator output to depart 0V at a rate determined by the *magnitude* of V_{IN} and a direction determined by the *polarity* of $V_{\text{IN}}.$ The deintegration phase is initiated immediately at the expiration of $T_{\text{INT}}.$

During de-integration, S1 connects a reference voltage (having a polarity opposite that of V_{IN}) to the integrator input. At the same time, an external precision timer is started. The de-integration phase is maintained until the comparator output changes state, indicating the integrator has returned to its starting point of 0V. When this occurs, the precision timer is stopped. The de-integration time period (T_{DEINT}), as measured by the precision timer, is directly proportional to the magnitude of the applied input voltage (see Figure 4-3).

A simple mathematical equation relates the input signal, reference voltage and integration time:

EQUATION 4-1:

$$\frac{1}{R_{INT}C_{INT}}\!\!\int_{0}^{T_{INT}}\!\!V_{IN}(T)DT \;=\; \frac{V_{REF}C_{DEINT}}{R_{INT}C_{INT}}$$

Where:

 V_{REF} = Reference Voltage

 T_{INT} = Signal Integration time (fixed)

 t_{DEINT} = Reference Voltage Integration time

(variable)

For a constant V_{IN}:

EQUATION 4-2:

$$V_{IN} = V_{REF} \frac{T_{DEINT}}{T_{INT}}$$

The dual slope converter accuracy is unrelated to the integrating resistor and capacitor values as long as they are stable during a measurement cycle.

An inherent benefit is noise immunity. Input noise spikes are integrated (averaged to zero) during the integration periods. Integrating ADCs are immune to the large conversion errors that plague successive approximation converters in high noise environments.

Integrating converters provide inherent noise rejection with at least a 20dB/decade attenuation rate. Interference signals with frequencies at integral multiples of the integration period are, theoretically, completely removed, since the average value of a sine wave of frequency (1/T) averaged over a period (T) is zero.

Integrating converters often establish the integration period to reject 50/60 Hz line frequency interference signals. The ability to reject such signals is shown by a normal mode rejection plot (Figure 4-1). Normal mode rejection is limited in practice to 50 to 65 dB, since the line frequency can deviate by a few tenths of a percent (Figure 4-2).




FIGURE 4-1: Integrating Converter Normal Mode Rejection.




FIGURE 4-2: Line Frequency Deviation.




FIGURE 4-3: Basic Dual Slope Converter.

5.0 TC500/A/510/514 CONVERTER OPERATION

The TC500/A/510/514 incorporates an auto-zero and Integrator phase in addition to the input signal Integrate and reference De-integrate phases. The addition of these phases reduce system errors, calibration steps and shorten overrange recovery time. A typical measurement cycle uses all four phases in the following order:

- 1. Auto-zero.
- 2. Input signal integration.
- 3. Reference de-integration.
- Integrator output zero.

The internal analog switch status for each of these phases is summarized in Table 5-1. This table references the Typical Application.

TABLE 5-1: INTERNAL ANALOG GATE STATUS

Conversion Phase	SWI	SW _R +	SW _R -	SWZ	SW _R	SW ₁	SWIZ
Auto-zero (A = 0, B = 1)	_	_	_	Closed	Closed	Closed	_
Input Signal Integration (A = 1, B = 0)	Closed	_	_	_	_	_	_
Reference Voltage De-integration (A =1, B = 1)	_	* Closed	_	_	_	Closed	_
Integrator Output Zero (A = 0, B = 0)	_	_		_	Closed	Closed	Closed

^{*} Assumes a positive polarity input signal. SW⁻_{RI} would be closed for a negative input signal.

5.1 Auto-zero Phase (AZ)

During this phase, errors due to buffer, integrator and comparator offset voltages are nulled out by charging C_{AZ} (auto-zero capacitor) with a compensating error voltage.

The external input signal is disconnected from the internal circuitry by opening the two SW_I switches. The internal input points connect to analog common. The reference capacitor is charged to the reference voltage potential through SW_R . A feedback loop, closed around the integrator and comparator, charges the capacitor (C_{AZ}) with a voltage to compensate for buffer amplifier, integrator and comparator offset voltages.

5.2 Analog Input Signal Integration Phase (INT)

The TC5XX integrates the differential voltage between the V_{IN}^+ and V_{IN}^- inputs. The differential voltage must be within the device's Common mode range V_{CMR} . The input signal polarity is normally checked via software at the end of this phase: CMPTR = 1 for positive polarity; CMPTR = 0 for negative polarity.

5.3 Reference Voltage De-integration Phase (D_{INT})

The previously charged reference capacitor is connected with the proper polarity to ramp the integrator output back to zero. An externally-provided, precision timer is used to measure the duration of this phase. The resulting time measurement is proportional to the magnitude of the applied input voltage.

5.4 Integrator Output Zero Phase (IZ)

This phase ensures the integrator output is at 0V when the auto-zero phase is entered, and that only system offset voltages are compensated. This phase is used at the end of the reference voltage de-integration phase and MUST be used for ALL TC5XX applications having resolutions of 12-bits or more. If this phase is not used, the value of the auto-zero capacitor (C_{AZ}) must be about 2 to 3 times the value of the integration capacitor (C_{INT}) to reduce the effects of charge sharing. The integrator output zero phase should be programmed to operate until the output of the comparator returns high. The overall timing system is shown in Figure 5-1.




FIGURE 5-1: Typical Dual Slope A/D Converter System Timing.

6.0 ANALOG SECTION

6.1 Differential Inputs (V_{IN}^+, V_{IN}^-)

The TC5XX operates with differential voltages within the input amplifier Common mode range. The amplifier Common mode range extends from 1.5V below positive supply to 1.5V above negative supply. Within this Common mode voltage range, Common mode rejection is typically 80 dB. Full accuracy is maintained, however, when the inputs are no less than 1.5V from either supply.

The integrator output also follows the Common mode voltage. The integrator output must not be allowed to saturate. A worst-case condition exists, for example, when a large, positive Common mode voltage, with a near full-scale negative differential input voltage, is applied. The negative input signal drives the integrator positive when most of its swing has been used up by the positive Common mode voltage. For these critical applications, the integrator swing can be reduced. The integrator output can swing within 0.9V of either supply without loss of linearity.

6.2 Analog Common

Analog common is used as V_{IN} return during system zero and reference de-integrate. If V_{IN} — is different from analog common, a Common mode voltage exists in the system. This signal is rejected by the excellent CMR of the converter. In most applications, V_{IN} — will be set at a fixed known voltage (i.e., power supply common). A Common mode voltage will exist when V_{IN} — is not connected to analog common.

6.3 Differential Reference (V_{REF}+, V_{REF}-)

The reference voltage can be anywhere within 1V of the power supply voltage of the converter. Rollover error is caused by the reference capacitor losing or gaining charge due to stray capacitance on its nodes. The difference in reference for (+) or (-) input voltages will cause a rollover error. This error can be minimized by using a large reference capacitor in comparison to the stray capacitance.

6.4 Phase Control Inputs (A, B)

The A, B unlatched logic inputs select the TC5XX operating phase. The A, B inputs are normally driven by a microprocessor I/O port or external logic.

6.5 Comparator Output

By monitoring the comparator output during the fixed signal integrate time, the input signal polarity can be determined by the microprocessor controlling the conversion. The comparator output is high for positive signals and low for negative signals during the signal integrate phase (see Figure 6-1).

During the reference de-integrate phase, the comparator output will make a high-to-low transition as the integrator output ramp crosses zero. The transition is used to signal the processor that the conversion is complete.

The internal comparator delay is $2 \mu s$, typically. Figure 6-1 shows the comparator output for large positive and negative signal inputs. For signal inputs at or near zero volts, however, the integrator swing is very small. If Common mode noise is present, the comparator can switch several times during the beginning of the signal integrate period. To ensure that the polarity reading is correct, the comparator output should be read and stored at the end of the signal integrate phase.

The comparator output is undefined during the autozero phase and is used to time the integrator output zero phase. (See **Section 8.6 "Integrator Output Zero Phase"**).




FIGURE 6-1: Comparator Output.

NOTES:

7.0 TYPICAL APPLICATIONS

7.1 Component Value Selection

The procedure outlined below allows the user to arrive at values for the following TC5XX design variables:

- Integration Phase Timing.
- 2. Integrator Timing Components (R_{INT}, C_{INT}).
- 3. Auto-zero and Reference Capacitors.
- 4. Voltage Reference.

7.2 Select Integration Time

Integration time must be picked as a multiple of the period of the line frequency. For example, $T_{\rm INT}$ times of 33 ms, 66 ms and 132 ms maximize 60 Hz line rejection.

7.3 DINT and IZ Phase Timing

The duration of the DINT phase is a function of the amount of voltage stored on the integrator during T_{INT} and the value of V_{REF} . The DINT phase must be initiated immediately following INT and terminated when an integrator output zero-crossing is detected. In general, the maximum number of counts chosen for DINT is twice that of INT (with V_{REF} chosen at $V_{IN(MAX)}/2$).

7.4 Calculate Integrating Resistor (R_{INT})

The desired full-scale input voltage and amplifier output current capability determine the value of $R_{\mbox{\footnotesize{INT}}}.$ The buffer and integrator amplifiers each have a full-scale current of 20 $\mu\mbox{A}.$

The value of R_{INT} is, therefore, directly calculated in the following equation:

EQUATION 7-1:

$$R_{INT}(in\ M\Omega) \ = \ \frac{V_{IN(MAX)}}{20}$$
 Where:
$$V_{IN(MAX)} \ = \ \text{Maximum input voltage (full count voltage)}$$

$$R_{INT} \ = \ \text{Integrating Resistor (in } \text{M}\Omega)$$
 For loop stability, R_{INT} should be $\geq 50\ \text{k}\Omega$

7.5 Select Reference (C_{REF}) and Autozero ($C_{\Delta 7}$) Capacitors

 C_{REF} and C_{AZ} must be low leakage capacitors (such as polypropylene). The slower the conversion rate, the larger the value C_{REF} must be. Recommended capacitors for C_{REF} and C_{AZ} are shown in Table 7-1. Larger values for C_{AZ} and C_{REF} may also be used to limit rollover errors.

TABLE 7-1: C_{REF} AND C_{AZ} SELECTION

Conversions Per Second	Typical Value of C _{REF} , C _{AZ} (μF)	Suggested* Part Number
>7	0.1	SMR5 104K50J01L4
2 to 7	0.22	SMR5 224K50J02L4
2 or less	0.47	SMR5 474K50J04L4

^{*} Manufactured by Evox Rifa, Inc.

7.6 Calculate Integrating Capacitor (C_{INT})

The integrating capacitor must be selected to maximize integrator output voltage swing. The integrator output voltage swing is defined as the absolute value of V_{DD} (or V_{SS}) less 0.9V (i.e., IV_{DD} - 0.9VI or IV_{SS} + 0.9VI). Using the 20 μA buffer maximum output current, the value of the integrating capacitor is calculated using the following equation.

EQUATION 7-2:

$$C_{INT} = \frac{(T_{INT})(20 \times 10^{-6})}{(V_S - 0.9)}$$

Where:

 T_{INT} = Integration Period

 $V_S = IV_{DD}I$ or $IV_{SS}I$, whichever is less

(TC500/A)

 $V_{\rm S}$ = $IV_{\rm DD}I$ (TC510, TC514)

It is critical that the integrating capacitor has a very low dielectric absorption. Polypropylene capacitors are an example of one such dialectic. Polyester and polybicarbonate capacitors may also be used in less critical applications. Table 7-2 summarizes recommended capacitors for C_{INT} .

TABLE 7-2: RECOMMENDED CAPACITOR FOR CINT

- IIVI						
Value	Suggested Part Number*					
0.1	SMR5 104K50J01L4					
0.22	SMR5 224K50J02L4					
0.33	SMR5 334K50J03L4					
0.47	SMR5 474K50J04L4					

^{*} Manufactured by Evox Rifa, Inc.

7.7 Calculate V_{RFF}

The reference de-integration voltage is calculated using the following equation:

EQUATION 7-3:

$$V_{REF} = \frac{(V_S - 0.9)(C_{INT})(R_{INT})}{2(T_{INT})}V$$

NOTES:

8.0 DESIGN CONSIDERATIONS

8.1 Noise

The threshold noise (N_{TH}) is the algebraic sum of the integrator and comparator noise and is typically 30 μ V. Figure 8-1 illustrates how the value of the reference voltage can affect the final count. Such errors can be reduced by increased integration times, in the same way that 50/60 Hz noise is rejected. The signal-to-noise ratio is related to the integration time (T_{INT}) and the integration time constant (R_{INT} , C_{INT}) as follows:

EQUATION 8-1:

$$S/N(dB) = 20 \log \left(\frac{V_{IN}}{30 \times 10^{-6}} \bullet \frac{t_{INT}}{(R_{INT})} \bullet (C_{INT}) \right)$$

8.2 System Timing

To obtain maximum performance from the TC5XX, the overshoot at the end of the de-integration phase must be minimized. Also, the integrator output zero phase must be terminated as soon as the comparator output returns high (see Figure 5-1).

Figure 5-1 shows the overall timing for a typical system in which a TC5XX is interfaced to a microcontroller. The microcontroller drives the A, B inputs with I/O lines and monitors the comparator output (CMPTR) using an I/O line or dedicated timer capture control pin. It may be necessary to monitor the state of the CMPTR output in addition to having it control a timer directly for the Reference de-integration phase (this is further explained below.)

The timing diagram in Figure 5-1 is not to scale, as the timing in a real system depends on many system parameters and component value selections. There are four critical timing events (as shown in Figure 5-1): sampling the input polarity, capturing the de-integration time, minimizing overshoot and properly executing the integrator output zero phase.

8.3 Auto-zero Phase

The length of this phase is usually set to be equal to the input signal integration time. This decision is virtually arbitrary since the magnitudes of the various system errors are not known. Setting the auto-zero time equal to the Input Integrate time should be more than adequate to null out system errors. The system may remain in this phase indefinitely (i.e., auto-zero is the appropriate Idle state for a TC5XX device).

8.4 Input Signal Integrate Phase

The length of this phase is constant from one conversion to the next and depends on system parameters and component value selections. The calculation of T_{INT} is shown elsewhere in this data sheet. At some point near the end of this phase, the microcontroller should sample CMPTR to determine the input signal polarity. This value is, in effect, the Sign Bit for the overall conversion result. Optimally, CMPTR should be sampled just before this phase is terminated by changing AB from 10 to 11. The consideration here is that, during the initial stage of input integration when the integrator voltage is low, the comparator may be affected by noise and its output unreliable. Once integration is well underway, the comparator will be in a defined state.

8.5 Reference De-integration

The length of this phase must be precisely measured from the transition of AB from 10 to 11 to the falling-edge of CMPTR. The comparator delay contributes some error in timing this phase. The typical delay is specified to be 2 μ s. This should be considered in the context of the length of a single count when determining overall system performance and possible single count errors. Additionally, overshoot will result in charge accumulating on the integrator once its output crosses zero. This charge must be nulled during the integrator output zero phase.




FIGURE 8-1: Noise Threshold.

8.6 Integrator Output Zero Phase

The comparator delay and the controller's response latency may result in overshoot, causing charge buildup on the integrator at the end of a conversion. This charge must be removed or performance will degrade. The integrator output zero phase should be activated (AB = 00) until CMPTR goes high. It is absolutely critical that this phase be terminated immediately so that overshoot is not allowed to occur in the opposite direction. At this point, it can be assured that the integrator is near zero. Auto-zero should be entered (AB = 01) and the TC5XX held in this state until the next cycle is begun (see Figure 8-2).




FIGURE 8-2: Overshoot.

8.7 Using the TC510/TC514

8.7.1 NEGATIVE SUPPLY VOLTAGE CONVERTER (TC510, TC514)

A capacitive charge pump is employed to invert the voltage on V_{DD} for negative bias within the TC510/TC514. This voltage is also available on the V_{OUT} — pin to provide negative bias elsewhere in the system. Two external capacitors are required to perform the conversion.

Timing is generated by an internal state machine driven from an on-board oscillator. During the first phase, capacitor C_F is switched across the power supply and charged to V_S^+ . This charge is transferred to capacitor C_{OUT}^- during the second phase. The oscillator normally runs at 100 kHz to ensure minimum output ripple. This frequency can be reduced by placing a capacitor from OSC to V_{DD} . The relationship between the capacitor value is shown in **Section 2.0** "Typical **Performance Curves**".

8.7.2 ANALOG INPUT MULTIPLEXER (TC514)

The TC514 is equipped with a four-input differential analog multiplexer. Input channels are selected using select inputs (A1, A0). These are high-true control signals (i.e., channel 0 is selected when (A1, A0 = 00).

9.0 DESIGN EXAMPLES

Refer to Figures 9-1 to 9-4.

Given: Required Resolution: 16 bits (65,536

counts).

Maximum V_{IN}: ±2V

Power Supply Voltage: +5V

60 Hz System

Step 1. Pick integration time (t_{INT}) as a multiple

of the line frequency:

1/60 Hz = 16.6 ms. Use 4x line

frequency.

= 66 ms

Step 2. Calculate R_{INT}:

 $R_{INT} = V_{IN(MAX)}/20 \mu A 2/20 \mu A$

= $100 \text{ k}\Omega$

 $\textbf{Step 3.} \qquad \text{Calculate C}_{\text{INT}} \, \text{for maximum (4V)}$

integrator output swing.

 $C_{INT} = (t_{INT}) (20 \times 10^{-6}) / (V_S - 0.9)$

 $= (.066) (20 \times 10^{-6}) / (4.1)$

= $0.32 \,\mu\text{F}$ (use closest value: $0.33 \,\mu\text{F}$)

Note: Microchip recommended capacitor:

Evox Rifa p/n: 5MR5 334K50J03L4.

Step 4. Choose C_{REF} and C_{AZ} based on

conversion rate.

Conversions/sec:

 $= 1/(T_{AZ} + T_{INT} + 2 T_{INT} + 2 ms)$

= 1/(66 ms +66 ms +132 ms +2 ms)

= 3.7 conversions/sec

From which $C_{AZ} = C_{REF} = 0.22 \mu F$

(see Table 7-1)

Note: Microchip recommended capacitor:

Evox Rifa p/n: 5MR5 224K50J02L4

Step 5. Calculate V_{REF}:

EQUATION 9-1:

$$\begin{split} V_{REF} &= \frac{(V_S - 0.9)(C_{INT})(R_{INT})}{2(T_{INT})} \\ &= \frac{(4.1)(0.33 \times 10^{-6})(100 \times 10^3)}{2(66 \times 10^{-3})} \\ &= 1.025 \; (V) \end{split}$$




FIGURE 9-1: TC510 Design Sample.




FIGURE 9-2: TC514 Design Example.




FIGURE 9-3: TC510 To IBM® Compatible Printer Port.




FIGURE 9-4: TC514 To IBM® Compatible Printer Port.


10.0 PACKAGING INFORMATION

10.1 Package Marking Information


16-Lead CERDIP (300 mil) (TC500/TC500A)



16-Lead PDIP (300 mil) (TC500/TC500A)




16-Lead SOIC (300 mil) (TC500/TC500A)




Example:



Example:



Example:



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Package Marking Information (Continued)

24-Lead PDIP (300 mil) (TC510)



24-Lead SOIC (300 mil) (TC510)



28-Lead PDIP (300 mil) (TC514)




28-Lead SOIC (300 mil) (TC514)



Example:



Example:



Example:




Example:



16-Lead Ceramic Dual In-Line (JE) - .300" Body [CERDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		16	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	_	.200
Standoff §	A1	.015	_	_
Ceramic Package Height	A2	.140	_	.175
Shoulder to Shoulder Width	Е	.290	_	.325
Ceramic Package Width	E1	.245	.288	.300
Overall Length	D	.740	.760	.780
Tip to Seating Plane	L	.125	_	.200
Lead Thickness	С	.008	_	.015
Upper Lead Width	b1	.045	_	.065
Lower Lead Width	b	.015	_	.023
Overall Row Spacing	E2	.320	_	.410

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-003B

16-Lead Plastic Dual In-Line (PE) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
Dimens	Dimension Limits		MIN NOM		
Number of Pins	N		16		
Pitch	е		.100 BSC		
Top to Seating Plane	Α	_	_	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	_	_	
Shoulder to Shoulder Width	Е	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.735	.755	.775	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	_	.430	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-017B

16-Lead Plastic Small Outline (OE) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		16		
Pitch	е		1.27 BSC		
Overall Height	A	_	_	2.65	
Molded Package Thickness	A2	2.05	_	_	
Standoff §	A1	0.10	_	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	10.30 BSC			
Chamfer (optional)	h	0.25	_	0.75	
Foot Length	L	0.40	_	1.27	
Footprint	L1		1.40 REF		
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.20	_	0.33	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	_	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-102B

16-Lead Plastic Small Outline (OE) - Wide, 7.50 mm Body [SOIC] Land Pattern

te: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S	
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E		1.27 BSC		
Contact Pad Spacing	С		9.30		
Contact Pad Width	Х			0.60	
Contact Pad Length	Υ			2.05	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.25			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2102A

24-Lead Skinny Plastic Dual In-Line (PF) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		24	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	_	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	Е	.280	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	1.155	1.250	1.280
Tip to Seating Plane	L	.115	.130	.160
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.023
Overall Row Spacing §	eB	_	_	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-043B

24-Lead Plastic Small Outline (OG) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimens	sion Limits	MIN	NOM	MAX	
Number of Pins	N	24			
Pitch	е	1.27 BSC			
Overall Height	Α	-	2.65		
Molded Package Thickness	A2	2.05 –		_	
Standoff §	A1	0.10	_	0.30	
Overall Width	Е	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	15.40 BSC			
Chamfer (optional)	h	0.25	- 0.75		
Foot Length	L	0.40 –		1.27	
Footprint	L1	1.40 REF			
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.20	_	0.33	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	_	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-025B

28-Lead Skinny Plastic Dual In-Line (PJ) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimensio	n Limits	MIN NOM		MAX	
Number of Pins	N	28			
Pitch	е	.100 BSC			
Top to Seating Plane	Α	_	_	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	_	_	
Shoulder to Shoulder Width	Е	.290	.310	.335	
Molded Package Width	E1	.240	.285	.295	
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	_	.430	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (OI) - Wide, 7.50 mm Body [SOIC]

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units MILLIMETERS		3	
Di	mension Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е	1.27 BSC		
Overall Height	А	I	2.65	
Molded Package Thickness	A2	2.05	_	_
Standoff §	A1	0.10	_	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	- 0.75	
Foot Length	L	0.40	- 1.27	
Footprint	L1	1.40 REF		
Foot Angle Top	ф	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	_	0.51
Mold Draft Angle Top	α	5°	_	15°
Mold Draft Angle Bottom	β	5°	_	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

APPENDIX A: REVISION HISTORY

Revision E (November 2008)

Updated Section 10.0 "Packaging Information".

Revision D (January 2006)

· Undocumented changes.

Revision C (January 2004)

· Undocumented changes.

Revision B (May 2002)

· Undocumented changes.

Revision A (March 2001)

· Initial release of this document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>P/</u>	ART NO.	х <i>и</i> хх	Ex	amples:	
	Device	Temperature Package Range	a) b)	TC500ACOE: TC500ACOE713:	Commercial Temp., 16LD SOIC package. Commercial Temp., 16LD SOIC package.
Device	TC500 TC500A TC510	16 Bit Analog Processor 16 Bit Analog Processor Precision Analog Front End	c)	TC500ACPE:	Tape and Reel. Commercial Temp., 16LD PDIP package.
		Precision Analog Front End	d)	TC500AIJE:	Industrial Temp., 16LD CERDIP package.
Temperature Range	Ċ	= 0°C to +70°C (Commercial)	a)	TC500COE:	Commercial Temp., 16LD SOIC package.
	1 = 2	= 25°C to +85°C (Industrial)	b)	TC500COE713:	Commercial Temp., 16LD SOIC package, Tape and Reel.
Package	JE PE	= Ceramic Dual In-line, (300 mil Body), 16-lead = Plastic DIP, (300 mil Body), 16-lead	c)	TC500CPE:	Commercial Temp., 16LD PDIP package.
	OE OE713	 Plastic SOIC, (300 mil Body), 16-lead Plastic SOIC, (300 mil Body), 16-lead (Tape and Reel) 	d)	TC500IJE:	Industrial Temp., 16LD CERDIP package.
	PF OG	= Plastic DIP, (300 mil Body), 24-lead = Plastic SOIC, (300 mil Body), 24-lead	a)	TC510COG:	Commercial Temp., 24LD PDIP package.
	OG713 PJ	 Plastic SOIC, (300 mil Body), 24-lead (Tape and Reel) Plastic DIP, (300 mil Body), 28-lead 	b)	TC510COG713:	Commercial Temp., 24LD PDIP package, Tape and Reel.
	OI OI713	 Plastic SOIC, (300 mil Body), 28-lead Plastic SOIC, (300 mil Body), 28-lead (Tape and Reel) 	c)	TC510CPF:	Commercial Temp., 24LD PDIP package.
		,	a)	TC514COI:	Commercial Temp., 28LD PDIP package.
			b)	TC514COI713:	Commercial Temp., 28LD PDIP package, Tape and Reel.
			c)	TC514CPJ:	Commercial Temp., 28LD PDIP package.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS Corporate Office

2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Roston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444

Fax: 408-961-6445 **Toronto** Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor

Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138

Fax: 86-592-2388130 China - Xian

Tel: 86-29-8833-7252

Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040

Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400

Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818

Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610

Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351

Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/02/08