

# MM74HC125, MM74HC126 3-STATE Quad Buffers

### **Features**

- Typical propagation delay: 13ns
- Wide operating voltage range: 2V–6V
- Low input current: 1µA maximum
- Low quiescent current: 80µA maximum (74HC)
- Fanout of 15 LS-TTL loads

# **General Description**

The MM74HC125 and MM74HC126 are general purpose 3-STATE high speed non-inverting buffers utilizing advanced silicon-gate CMOS technology. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The MM74HC125 require the 3-STATE control input C to be taken high to put the output into the high impedance condition, whereas the MM74HC126 require the control input to be low to put the output into high impedance.


All inputs are protected from damage due to static discharge by diodes to  $V_{\rm CC}$  and ground.

Ordering Information	
----------------------	--

Order Number	Package Number	Package Description
MM74HC125M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC125SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC125MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC125N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74HC126M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC126SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC126MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC126N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.



Pin Assignments for DIP, SOIC, SOP and TSSOP

СЗ ٧cc C4 Α4 ¥4 A3 YЗ 14 13 12 11 10 9 8 6 7 2 3 4 5 1 GND C1 A1 Y 1 C2 A2 Υ2

Top View (MM74HC126)

Inp	Output	
Α	Y	
Н	Н	Н
L	Н	L
Х	L	Z

MM74HC126

# Absolute Maximum Ratings<sup>(1)</sup>

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0V
V <sub>IN</sub>	DC Input Voltage	–1.5 to V <sub>CC</sub> +1.5V
V <sub>OUT</sub>	DC Output Voltage	–0.5 to V <sub>CC</sub> +0.5V
I <sub>IK</sub> , I <sub>OK</sub>	Clamp Diode Current	±20mA
I <sub>OUT</sub>	DC Output Current, per pin	35mA
I <sub>CC</sub>	DC V <sub>CC</sub> or GND Current, per pin	±70mA
T <sub>STG</sub>	Storage Temperature Range	–65°C to +150°C
P <sub>D</sub>	Power Dissipation Note 2	600mW
	S.O. Package only	500mW
TL	Lead Temperature (Soldering 10 seconds)	260°C

Notes:

1. Unless otherwise specified all voltages are referenced to ground.

2. Power Dissipation temperature derating - plastic "N" package: -12mW/°C from 65°C to 85°C.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub>	Supply Voltage	2	6	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input or Output Voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range	-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Times $V_{CC} = 2.0V$		1000	ns
	$V_{CC} = 4.5V$		500	ns
	$V_{CC} = 6.0 V$		400	ns

Symbol	Parameter	Conditions	V <sub>cc</sub> (V)	T <sub>A</sub> = 25°C		T <sub>A</sub> =-40°C to 85°C	T <sub>A</sub> =-40°C to 125°C	Units
				Тур.		Guaranteed Limits		
V <sub>IH</sub>	Minimum HIGH		2.0		1.5	1.5	1.5	V
	Level Input Voltage		4.5		3.15	3.15	3.15	
	voltage		6.0		4.2	4.2	4.2	
V <sub>IL</sub>	Maximum LOW		2.0		0.5	0.5	0.5	V
	Level Input Voltage		4.5		1.35	1.35	1.35	
	voltage		6.0		1.8	1.8	1.8	
V <sub>OH</sub>	Minimum HIGH	$V_{IN} = V_{IH} \text{ or } V_{IL},$	2.0	2.0	1.9	1.9	1.9	V
	Level Output Voltage	I <sub>OUT</sub>   ≤ 20μΑ	4.5	4.5	4.4	4.4	4.4	
	voltage		6.0	6.0	5.9	5.9	5.9	
		$V_{IN} = V_{IH} \text{ or } V_{IL},$ $ I_{OUT}  \le 6.0 \text{mA}$	4.5	4.2	3.98	3.84	3.7	
		$V_{IN} = V_{IH} \text{ or } V_{IL},$ $ I_{OUT}  \le 7.8 \text{mA}$	6.0	5.7	5.48	5.34	5.2	
V <sub>OL</sub>	Maximum LOW Level Output Voltage	$ \begin{aligned} V_{IN} &= V_{IH} \text{ or } V_{IL}, \\  I_{OUT}  &\leq 20 \mu A \end{aligned} $	2.0	0	0.1	0.1	0.1	V
			4.5	0	0.1	0.1	0.1	
			6.0	0	0.1	0.1	0.1	
		$V_{IN} = V_{IH} \text{ or } V_{IL},$ $ I_{OUT}  \le 6.0 \text{mA}$	4.5	0.2	0.26	0.33	0.4	
		$V_{IN} = V_{IH} \text{ or } V_{IL},$ $ I_{OUT}  \le 7.8 \text{mA}$	6.0	0.2	0.26	0.33	0.4	
I <sub>OZ</sub>	Maximum 3-STATE Output Leakage Current	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{OUT} = V_{CC} \text{ or GND},$ $C_n = \text{Disabled}$	6.0		±0.5	±5	±10	μA
I <sub>IN</sub>	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0		±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0\mu A$	6.0		8.0	80	160	μA

### Note:

3. For a power supply of 5V ±10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub>=5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

MM74HC125, MM74HC126 — 3-STATE Quad Buffers

4

# **AC Electrical Characteristics**

 $V_{CC} = 5V, T_A = 25^{\circ}C, C_L = 45pF, t_r = t_f = 6ns$ 

Symbol	Parameter	Conditions	Тур.	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Time		13	18	ns
t <sub>PZH</sub>	Maximum Output Enable Time to HIGH Level	$R_L = 1k\Omega$	13	25	ns
t <sub>PHZ</sub>	Maximum Output Disable Time from HIGH Level	$R_L = 1k\Omega$ , $C_L = 5pF$	17	25	ns
t <sub>PZL</sub>	Maximum Output Enable Time to LOW Level	$R_L = 1k\Omega$	18	25	ns
t <sub>PLZ</sub>	Maximum Output Disable Time from LOW Level	$R_L = 1k\Omega$ , $C_L = 5pF$	13	25	ns


# **AC Electrical Characteristics**

 $V_{CC}$  = 2.0V to 6.0V,  $C_L$  = 50pF,  $t_r$  =  $t_f$  = 6ns (unless otherwise specified)

				T <sub>A</sub> =	25°C	T <sub>A</sub> = -40°C to 85°C	T <sub>A</sub> = -40°C to 125°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.		Guaranteed	Limits	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	2.0		40	100	125	150	ns
	Delay Time	4.5	-	14	20	25	30	
		6.0	-	12	17	21	25	1
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation	2.0	$C_L = 150 pF$	35	130	163	195	ns
	Delay Time	4.5		14	26	33	39	
		6.0		12	22	28	39	1
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output	2.0	$R_L = 1k\Omega$	25	125	156	188	ns
	Enable Time	4.5		14	25	31	38	
		6.0		12	21	26	31	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Time	2.0	$R_L = 1k\Omega$	25	125	156	188	ns
		4.5		14	25	31	38	
		6.0		12	21	26	31	1
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Output	2.0	$C_L = 150 pF,$ $R_L = 1 k\Omega$	35	140	175	210	ns
	Enable Time	4.5		15	28	35	42	1
		6.0	-	13	24	30	36	1
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output	2.0V	$C_L = 50 pF$	30	60	75	90	ns
	Rise and Fall Time	4.5V	-	7	12	15	18	
		6.0V		6	10	13	15	
C <sub>IN</sub>	Input Capacitance			5	10	10	10	pF
C <sub>OUT</sub>	Output Capacitance Outputs			15	20	20	20	pF
C <sub>PD</sub>	Power Dissipation		Enabled	45				pF
	Capacitance (per gate) <sup>(4)</sup>		Disabled	6				


Note:

4.  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .



### Downloaded from Arrow.com.

rrow.com.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.