
Package Pinouts



Functional Block Diagram




TABLE 1: SWITCH LOGIC

Mode	Phase	Oscillator	Q	S1	S2(CE)	S3	S4	S5	S6	S7
1.5x	Charging	Н	L	Н	Н	Н	L	Н	L	Н
1.5x	Transfer	L	L	L	L	L	Н	L	Н	L
2x	Charging	Н	Н	Н	Н	Н	L	L	Н	L
2x	Transfer	L	Н	L	L	L	Н	L	Н	L
BYPASS	_	_	_	Н	L	Н	Н	Н	L	L

Legend: L is Logic Low, H is Logic High

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

 † Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, all limits apply for V_{IN} = 1.8V to 3.6V, \overline{SHDN} = V_{IN} , C_{IN} = C_{OUT} = 10 μF, C_1 = C_2 = 1 μF, I_{OUT} = 10 mA, T_J = -40°C to +125°C. Typical values are at T_J = +25°C.

$C_1 = C_2 = 1 \mu F$, $I_{OUT} = 10 mA$ Parameters	Sym	Min	Тур	Max	Unit	Conditions
ALL DEVICES						<u> </u>
Supply Voltage	V _{IN}	1.8	_	3.6	V	
Output Voltage	V _{OUT}	_	3.3	_	V	
Output Voltage Accuracy	V _{OUT}	-3.0	±0.5	+3.0	%	I _{OUT} = 10 mA to I _{OUT(MAX)}
Output Current	I _{OUT(MAX)}	30	_	_	mA	1.8V <u><</u> V _{IN} < 2.0V
		70	_	_	mA	2.0V ≤ V _{IN} < 2.2V
		100	_	_	mA	$2.2V \le V_{IN} \le 3.6V$
Short Circuit Current	I _{SC}	_	150	_	mA	V_{OUT} = 0V, V_{IN} = 1.8V to 3.6V
Power Efficiency	η	_	84.5	_	%	V _{IN} = 1.8V, I _{OUT} = 10 mA
		_	84.5	_	%	V _{IN} = 1.8V, I _{OUT} = 50 mA
		_	76.4	_	%	V _{IN} = 2.0V, I _{OUT} = 10 mA
		_	80.1	_	%	V _{IN} = 2.0V, I _{OUT} = 50 mA
		_	64.0	_	%	V _{IN} = 2.4V, I _{OUT} = 10 mA
		_	67.1	_	%	V _{IN} = 2.4V, I _{OUT} = 50 mA
		_	67.5	_	%	V _{IN} = 2.4V, I _{OUT} = 100 mA
		_	69.7	_	%	V _{IN} = 2.8V, I _{OUT} = 10 mA
		_	76.0	_	%	V _{IN} = 2.8V, I _{OUT} = 50 mA
		_	76.7	_	%	V _{IN} = 2.8V, I _{OUT} = 100 mA
		_	65.0	_	%	V _{IN} = 3.0V, I _{OUT} = 10 mA
		_	71.0	_	%	V _{IN} = 3.0V, I _{OUT} = 50 mA
		_	71.6	_	%	V _{IN} = 3.0V, I _{OUT} = 100 mA
Shutdown Input - SHDN						
SHDN Input Voltage Low	V _{IL(SHDN)}	_	_	0.4	V	
SHDN Input Voltage High	V _{IH(SHDN)}	1.4	_	_	V	
SHDN Input Leakage Current	I _{LK(SHDN)}	_	0.001	0.1	μА	
SHDN Quiescent Current	I_{Q}	_	0.25	2	μA	$V_{\overline{SHDN}} = 0V, T_J = +25^{\circ}C$
Thermal Shutdown						
Thermal Shutdown Threshold	T _J	_	160	_	°C	
Thermal Shutdown Hysteresis	T _{J(HYS)}	_	15	_	°C	

DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, all limits apply for $V_{IN} = 1.8V$ to 3.6V, $\overline{SHDN} = V_{IN}$, $C_{IN} = C_{OUT} = 10 \mu F$, $C_1 = C_2 = 1 \mu F$. $I_{OUT} = 10 mA$. $T_1 = -40$ °C to +125°C. Typical values are at $T_1 = +25$ °C.

$C_1 = C_2 = 1 \mu F, I_{OUT} = 10 \text{ mA}$	$T_{J} = -40^{\circ} \text{C to}$	+125°C. Typical	values are at T	J = +25°C.		1147 114 001 17
Parameters	Sym	Min	Тур	Max	Unit s	Conditions
MCP1256 and MCP1257 De	vices					
SLEEP Mode Input - SLEEP	5					
SLEEP Input Voltage Low	V _{IL(SLEEP)}	_	_	0.4	V	
SLEEP Input Voltage High	V _{IH(SLEEP)}	1.4	_	_	V	
SLEEP Input Leakage Current	I _{LK(SLEEP)}	_	0.001	0.1	μΑ	
SLEEP Quiescent Current	ΙQ	_	10	20	μA	V _{SLEEP} = 0V, I _{OUT} = 0 mA
MCP1256 and MCP1258 De	vices					
Power-Good Output - PGO	OD					
PGOOD Threshold	V_{TH}	_	93	_	%	Percent of V _{OUT} Falling
PGOOD Hysteresis	V_{HYS}	_	110	_	mV	V _{OUT} Rising
PGOOD Output Low Voltage	V _{OL}	_	25	100	mV	I _{SINK} = 0.5 mA, V _{IN} = 1.8V
PGOOD Input Leakage Current	I _{LK(PGOOD)}	_	0.02	1	μΑ	V _{PGOOD} = V _{IN}
MCP1257 and MCP1259						
Low-Battery Output - LBO						
LBO Threshold	V_{TH}	_	1.95	_	V	V _{IN} Falling
LBO Hysteresis	V _{HYS}	_	240	_	mV	V _{IN} Rising
LBO Output Low Voltage	V_{OL}	_	25	100	mV	$I_{SINK} = 0.5 \text{ mA}, V_{IN} = 1.8 \text{V}$
LBO Input Leakage Current	I _{LK(LBO)}	_	0.02	1	μA	$V_{\overline{LBO}} = V_{\overline{IN}}$
MCP1258 and MCP1259	•		•	•	Ÿ	•
BYPASS Mode Input - BYPA	ASS					
BYPASS Input Voltage Low	V _{IL(BYPASS)}	_	_	0.4	V	
BYPASS Input Voltage High	V _{IH(BYPASS)}	1.4	_	_	V	
BYPASS Input Leakage Current	I _{LK(BYPASS)}	_	0.001	0.1	μΑ	
BYPASS Quiescent Current	IQ	_	0.25	2	μА	$V_{\overline{\text{BYPASS}}} = 0V$, $I_{OUT} = 0$ mA, $T_J = +25^{\circ}\text{C}$
BYPASS Input-to-Output Impedance	R _{BYPASS}	_	1.5	_	Ω	V _{IN} = 2.4V

AC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, all limits apply for V_{IN} = 1.8V to 3.6V, \overline{SHDN} = V_{IN} , C_{IN} = C_{OUT} = 10 μF, C_1 = C_2 = 1 μF, I_{OUT} = 10 mA, T_J = -40°C to +125°C. Typical values are at T_J = +25°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions
ALL DEVICES						
Internal Oscillator Frequency	Fosc	_	650	_	kHz	
Output Voltage Ripple,	V _{RIP}	_	5	_	mVp-p	C _{OUT} = 10 μF, I _{OUT} = 10 mA
Normal Operation		_	20	_	mVp-p	C _{OUT} = 10 μF, I _{OUT} = 100 mA
		_	12	_	mVp-p	C _{OUT} = 2.2 μF, I _{OUT} = 10 mA
		_	55	_	mVp-p	C _{OUT} = 2.2 μF, I _{OUT} = 100 mA
V _{OUT} Wake-up Time From Shutdown	T _{WKUP}	_	175	_	μs	
MCP1256 and MCP1257						
Output Voltage Ripple,	V _{RIP}	_	40	_	mVp-p	C _{OUT} = 10 μF, I _{OUT} = 0.1 mA
SLEEP Mode		_	60	_	mVp-p	C _{OUT} = 10 μF, I _{OUT} = 4 mA
		_	40	_	mVp-p	C _{OUT} = 2.2 μF, I _{OUT} = 0.1 mA
		_	60	_	mVp-p	C _{OUT} = 2.2 μF, I _{OUT} = 4 mA
MCP1258 and MCP1259						
V _{OUT} Wake-up Time From BYPASS	T _{WKUP}	_	150	_	μs	

TEMPERATURE SPECIFICATIONS

Electrical Specifications: Unless otherwise indicated, all limits apply for V_{IN} = 1.8V to 3.6V, \overline{SHDN} = V_{IN} , C_{IN} = C_{OUT} = 10 μF, C_1 = C_2 = 1 μF, I_{OUT} = 10 mA, T_J = -40°C to +125°C. Typical values are at T_J = +25°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions	
Temperature Ranges			1	<u> </u>	<u> </u>		
Specified Temperature Range	T_J	-40	_	+125	°C		
Operating Temperature Range	TJ	-40	_	+125	°C		
Storage Temperature Range	T _A	-65	_	+150	°C		
Thermal Package Resistances							
Thermal Resistance, 10-Lead, MSOP	θ_{JA}	_	200	_	°C/W	4-Layer JC51-7 Standard Board, Natural Convection	
Thermal Resistance, 10-Lead, DFN 3 mm x 3 mm	θ_{JA}	_	57	_	°C/W	4-Layer JC51-7 Standard Board, Natural Convection	

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

NOTE: Unless otherwise indicated, $C_{IN} = C_{OUT} = 10 \mu F$, $C_1 = C_2 = 1 \mu F$, $I_{OUT} = 10 mA$, and $T_A = +25 ^{\circ}C$.




FIGURE 2-1: Efficiency (η) vs. Output Current (I_{OUT}) .




FIGURE 2-2: Efficiency (η) vs. Output Current (I_{OUT}) .




FIGURE 2-3: Efficiency (η) vs. Supply Voltage (V_{IN}) .




FIGURE 2-4: Efficiency (η) vs. Supply Voltage (V_{IN}) .




FIGURE 2-5: Efficiency (η) vs. Supply Voltage (V_{IN}) .




FIGURE 2-6: Efficiency (η) vs. Supply Voltage (V_{IN}) .

NOTE: Unless otherwise indicated, C_{IN} = C_{OUT} = 10 μ F, C_1 = C_2 = 1 μ F, I_{OUT} = 10 mA, and T_A = +25°C.




FIGURE 2-7: Output Voltage (V_{OUT}) vs. Output Current (I_{OUT}) .




FIGURE 2-8: Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}) .




FIGURE 2-9: Quiescent Supply Current (I_Q) vs. Output Current (I_{OUT}) - Normal Mode.




FIGURE 2-10: Quiescent Supply Current (I_Q) vs. Output Current (I_{OUT}) - Normal Mode.




FIGURE 2-11: Quiescent Supply Current (I_O) vs. Output Current (I_{OUT}) - SLEEP Mode.




FIGURE 2-12: Quiescent Supply Current (I_Q) vs. Output Current (I_{OUT}) - SLEEP Mode.

NOTE: Unless otherwise indicated, $C_{IN} = C_{OUT} = 10 \mu F$, $C_1 = C_2 = 1 \mu F$, $I_{OUT} = 10 mA$, and $T_A = +25 ^{\circ}C$.




FIGURE 2-13: BYPASS Impedance (R_{BYPASS}) vs. Supply Voltage (V_{IN}) .




FIGURE 2-14: Output Voltage Ripple vs. Time - Normal 2x Mode.




FIGURE 2-15: Output Voltage Ripple vs. Time - Normal 2x Mode.




FIGURE 2-16: Output Voltage Ripple vs. Time - Normal 2x Mode.




FIGURE 2-17: Output Voltage Ripple vs. Time - Normal 1.5x Mode.




FIGURE 2-18: Output Voltage Ripple vs. Time - Normal 1.5x Mode.

NOTE: Unless otherwise indicated, $C_{IN} = C_{OUT} = 10 \mu F$, $C_1 = C_2 = 1 \mu F$, $I_{OUT} = 10 mA$, and $T_A = +25 ^{\circ}C$.




FIGURE 2-19: Output Voltage Ripple vs. Time - Normal 1.5x Mode.




FIGURE 2-20: Output Voltage Ripple vs. Time - SLEEP Mode.




FIGURE 2-21: Output Voltage Ripple vs. Time - SLEEP Mode.




FIGURE 2-22: Output Voltage Ripple vs. Time - SLEEP Mode.




FIGURE 2-23: Output Voltage Ripple vs. Time - SLEEP Mode.




FIGURE 2-24: Output Voltage Ripple vs. Time - Mode Transition: SLEEP Mode-to-Normal 2x Mode-to-SLEEP Mode.

NOTE: Unless otherwise indicated, C_{IN} = C_{OUT} = 10 μ F, C_1 = C_2 = 1 μ F, I_{OUT} = 10 mA, and T_A = +25°C.




FIGURE 2-25: Load Transient Response - Normal 2x Mode.




FIGURE 2-27: Line Transient Response.




FIGURE 2-26: Load Transient Response - Normal 1.5x Mode.




FIGURE 2-28: Line Transient Response.

3.0 PIN DESCRIPTION

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Pin I	Pin No.		Function				
DFN	MSOP	Symbol	runction				
1	1	PGOOD	Power-Good Indication Open-Drain Output Pin: MCP1256 and MCP1258				
		LBO	Low-Battery Indication Open-Drain Output Pin: MCP1257 and MCP1259				
2	2	SLEEP	Active Low SLEEP Mode Input Pin: MCP1256 and MCP1257				
		BYPASS	Active Low BYPASS Mode Input Pin: MCP1258 and MCP1259				
3	3	C2-	Flying Capacitor Negative Pin				
4	4	C1+	Flying Capacitor Positive Pin				
5	5	V_{OUT}	Regulated 3.3V Output Voltage				
6	6	C2+	Flying Capacitor Positive Pin				
7	7	V_{IN}	Power Supply Input Voltage				
8	8	C1-	Flying Capacitor Negative Pin				
9	9	GND	0V Reference				
10	10	SHDN	Active Low SHUTDOWN Mode Input Pin				

3.1 Status Indication (PGOOD, LBO)

3.1.1 POWER-GOOD OUTPUT PIN (PGOOD)

MCP1256/8: PGOOD is high impedance when the output voltage is in regulation. A logic low is asserted when the output falls 7% (typical) below the nominal value. The PGOOD output remains low until V_{OUT} is within 3% (typical) of its nominal value. On start-up, this pin indicates when the output voltage reaches its final value. PGOOD is high impedance when \overline{SHDN} is low or when \overline{BYPASS} is low (MCP1258).

3.1.2 LOW-BATTERY OUTPUT PIN (LBO)

MCP1257/9: $\overline{\text{LBO}}$ is high impedance when the input voltage is above the low-battery threshold voltage. A logic low is asserted when the input falls below the low-battery threshold voltage. The $\overline{\text{LBO}}$ output remains low until V_{IN} is above the low-battery threshold voltage plus the low-battery hysteresis voltage. $\overline{\text{LBO}}$ is high impedance when $\overline{\text{SHDN}}$ is low or when $\overline{\text{BYPASS}}$ is low (MCP1259).

3.2 Mode Selection (SLEEP, BYPASS)

3.2.1 ACTIVE LOW SLEEP MODE (SLEEP)

MCP1256/7: A logic low signal applied to this pin places the device into a SLEEP mode of operation. In this mode, the device maintains regulation. SLEEP mode performs pulse skip operation reducing the current draw of the device at the expense of increased output voltage ripple.

3.2.2 ACTIVE LOW BYPASS MODE (BYPASS)

MCP1258/9: A logic low signal applied to this pin places the device into a BYPASS mode of operation. In this mode, the input supply voltage is connected directly to the output.

3.3 Flying Capacitor Negative (C2-)

A 1 μF ceramic flying capacitor is recommended.

3.4 Flying Capacitor Positive (C1+)

A 1 µF ceramic flying capacitor is recommended.

3.5 Regulated Output Voltage (V_{OUT})

Regulated 3.3V output. Bypass to GND with a minimum of 2.2 $\mu\text{F}.$

3.6 Flying Capacitor Positive (C2+)

A 1 µF ceramic flying capacitor is recommended.

3.7 Power Supply Input Voltage (V_{IN})

A supply voltage of 1.8V to 3.6V is recommended. Bypass to GND with a minimum of 1 μF_{\cdot}

3.8 Flying Capacitor Negative (C1-)

A 1 µF ceramic flying capacitor is recommended.

3.9 OV Reference (GND)

Connect to negative terminal of and input supply.

3.10 Device Shut Down (SHDN)

A logic low signal applied to this pin disables the device. A logic high signal applied to this pin allows normal operation.

4.0 DEVICE OVERVIEW

The MCP1256/7/8/9 devices are positive regulated charge pumps that accept an input voltage from +1.8V to +3.6V and convert it to a regulated 3.3V output voltage. The MCP1256/7/8/9 provide a low-cost, compact and simple solution for step-up DC/DC conversions, primarily in battery applications, that do not want to use switching regulator solutions because of EMI noise and inductor size.

The MCP1256/7/8/9 are designed to offer the highest possible efficiency under common operating conditions, i.e. V_{IN} = 2.4V or 2.8V, V_{OUT} = 3.3V, I_{OUT} = 100 mA. A fixed switching frequency, 650 kHz typically, allows for easy external filtering.

The MCP1256/7 provide a unique SLEEP mode feature which reduces the current drawn from the input supply while maintaining a regulated bias on external peripherals. SLEEP mode can substantially increase battery run-time in portable applications.

The MCP1258/9 provide a unique BYPASS mode feature which virtually eliminates the current drawn from the input supply by the device while maintaining an unregulated bias on external peripherals. BYPASS connects the input supply voltage to the output. All remaining functions of the device are shutdown. BYPASS mode can substantially increase battery runtime in portable applications.

The devices supply up to 100 mA of output current for input voltages, V_{IN} , greater than or equal to 2.2V. The devices are available in small 10-Pin MSOP or DFN packages with an operating junction temperature range of -40°C to +125°C.

4.1 Theory of Operation

The MCP1256/7/8/9 devices employ a switched capacitor charge pump to boost an input supply, V_{IN} , to a regulated 3.3V output voltage. Refering to the Functional Block Diagram, the devices perform conversion and regulation in two phases: charge and transfer. When the devices are not in shutdown, SLEEP or BYPASS, the two phases are continuously cycled through.

Charge transfers charge from the input supply to the flying capacitors, C_1 and C_2 , connected to pins C_1+ , C_1- , C_2+ and C_2- , respectively. During this phase, switches S4 and S6 are closed. Switch S2 controls the amount of charge transferred to the flying capacitors. The amount of charge is determined by a sample and hold error amplifier with feedback from the output voltage at the beginning of the phase.

Once the first phase (charge) is complete, transfer is initiated. The second phase transfers the energy from the flying capacitors to the output. The MCP1256/7/8/9 devices autonomously switch between 1.5x mode and 2x mode. This determines whether the flying capacitors are placed in parallel (1.5x mode), or remain in series

(2x mode), when the energy is transferred to the output. The transfer mode determines which switches are closed for the transfer.

Both phases occur in one clock period of the internal oscillator. When the second phase (transfer) has been completed, the cycle repeats.

4.2 Power Efficiency

The power efficiency, η , is determined by the mode of operation, 1.5x mode or 2x mode. Equation 4-1 and Equation 4-2 are used to approximate the power efficiency with any significant amount of output current. At light loads, the device quiescent current must be taken into consideration.

EQUATION 4-1:

$$\eta_{I.5x} = \frac{P_{OUT}}{P_{IN}} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I.5 \times I_{OUT}} = \frac{V_{OUT}}{V_{IN} \times I.5}$$

EQUATION 4-2:

$$\eta_{2x} = \frac{P_{OUT}}{P_{IN}} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times 2 \times I_{OUT}} = \frac{V_{OUT}}{V_{IN} \times 2}$$

4.3 Shutdown Mode (SHDN)

Driving \overline{SHDN} low places the MCP1256/7/8/9 in a low-power Shutdown mode. This disables the charge-pump switches, oscillator and control logic, reducing the quiescent current to 0.25 μ A (typical). The PGOOD output and \overline{LBO} are in a high impedance state during shutdown.

4.4 SLEEP Mode (SLEEP)

The MCP1256/7 provide a unique SLEEP mode feature. SLEEP mode reduces the current drawn from the input supply while maintaining a regulated bias on external peripherals. SLEEP mode can substantially increase battery run-time in portable applications.

The regulation control is referred to as a bang-bang control due to the output being regulated around a fixed reference with some hysteresis. As a result, some amount of peak-to-peak ripple will be observed at the output independent of load current. The frequency of the output ripple, however, will be influenced heavily by the load current and output capacitance.

4.5 BYPASS Mode (BYPASS)

The MCP1258/9 provide a unique BYPASS mode feature which virtually eliminates the current drawn from the input supply by the device, while maintaining an unregulated bias on external peripherals. BYPASS connects the input supply voltage to the output. All remaining functions of the device are shutdown. BYPASS mode can substantially increase battery runtime in portable applications.

4.6 Power-Good Output (PGOOD)

For the MCP1256/8 devices, the PGOOD output is an open-drain output that sinks current when the regulator output voltage falls below $0.93V_{OUT}$ (typical). If the regulator output voltage falls below $0.93V_{OUT}$ (typical) for less than 200 μs and then recovers, glitch immunity circuits prevent the PGOOD signal from transitioning low. A 10 $k\Omega$ to 1 $M\Omega$ pull-up resistor from PGOOD to V_{OUT} may be used to provide a logic output. If not used, connect PGOOD to GND or leave unconnected.

PGOOD is high impedance when the output voltage is in regulation. A logic low is asserted when the output falls 7% (typical) below the nominal value. The PGOOD output remains low until V_{OUT} is within 3% (typical) of its nominal value. On start-up, this pin indicates when the output voltage reaches its final value. PGOOD is high impedance when SHDN is low or when BYPASS is low (MCP1258).

4.7 Low-Battery Output (LBO)

For the MCP1257/9 devices, the \overline{LBO} output is an open-drain output that sinks current when the input voltage falls below a preset threshold. If the input voltage falls below the preset threshold for less than 200 µs and then recovers, glitch immunity circuits prevent the \overline{LBO} signal from transitioning low. A 10 k Ω to 1 M Ω pull-up resistor from \overline{LBO} to V_{OUT} may be used to provide a logic output. If not used, connect \overline{LBO} to GND or leave unconnected.

LBO is high impedance when the input voltage is above the low-battery threshold voltage. A logic low is asserted when the input falls below the low-battery threshold voltage. The \overline{LBO} output remains low until V_{IN} is above the low-battery threshold voltage plus the low-battery hysteresis voltage. \overline{LBO} is high impedance when \overline{SHDN} is low or when \overline{BYPASS} is low (MCP1259).

4.8 Soft-Start and Short-Circuit Protection

The MCP1256/7/8/9 devices feature fold back short-circuit protection. This circuitry provides an internal soft-start function by limiting inrush current during startup and also limits the output current to 150 mA (typical), if the output is short-circuited to GND. The internal soft-start circuitry requires approximately 175 µs, typical, from either initial power-up, release from Shutdown, or release from BYPASS (MCP1258/9) for the output voltage to be in regulation.

4.9 Thermal Shutdown

The MCP1256/7/8/9 devices feature thermal shutdown with temperature hysteresis. When the die temperature exceeds 160°C, the device shuts down. When the die cools by 15°C, the MCP1256/7/8/9 automatically turns back on again. If high die temperature is caused by output overload and the load is not removed, the device will turn on and off resulting in a pulsed output.

5.0 APPLICATIONS

5.1 Capacitor Selection

The style and value of capacitors used with the MCP1256/7/8/9 family determine several important parameters, such as output voltage ripple and charge pump strength. To minimize noise and ripple, it is recommended that low ESR (0.1 Ω) capacitors be used for both C_{IN} and $C_{\text{OUT}}.$ These capacitors should be ceramic and should be 10 μF or higher for optimum performance.

If the source impedance to V_{IN} is very low, up to several megahertz, C_{IN} may not be required. Alternatively, a somewhat smaller value of C_{IN} may be substituted for the recommended 10 μ F, but will not be as effective in preventing ripple on the V_{IN} pin.

The value of C_{OUT} controls the amount of output voltage ripple present on V_{OUT} . Increasing the size of C_{OUT} will reduce output ripple at the expense of a slower turn-on time from shutdown and a higher inrush current.

The flying capacitors (C_1 and C_2) control the strength of the charge pump and in order to achieve the maximum rated output current (100 mA), it is necessary to have at least 1 μ F of capacitance for the flying capacitor. A smaller flying capacitor delivers less charge per clock cycle to the output capacitor resulting in lower available output current.

5.2 PCB Layout Issues

The MCP1256/7/8/9 devices transfer charge at high switching frequencies producing fast, high peak, transient currents. As a result, any stray inductance in the component layout will produce unwanted noise in the system. Proper board layout techniques are required to ensure optimum performance.

6.0 TYPICAL APPLICATION CIRCUITS

The MCP1256/7/8/9 devices are inductorless, positive regulated, switched capacitor DC/DC converters. Typical application circuits are depicted in Figure 6-1.






FIGURE 6-1: Typical Application Circuits.


7.0 PACKAGING INFORMATION

7.1 Package Marking Information









Legend: XX...X Customer-specific information Year code (last digit of calendar year)

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note:

10-Lead Plastic Dual-Flat No-Lead Package (MF) 3x3x0.9 mm Body (DFN) - Saw Singulated



		Units		INCHES		М	ILLIMETERS*	
	Dimension Limits	3	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins		n		10			10	
Pitch		e	.020 BSC			0.50 BSC		
Overall Height		A	.031	.035	.039	0.80	0.90	1.00
Standoff		A1	.000	.001	.002	0.00	0.02	0.05
Lead Thickness		A3	.008 REF.			0.20 REF.		
Overall Length		E	.112	.118	.124	2.85	3.00	3.15
Exposed Pad Length	(Note 3)	E2	.082	.094	.096	2.08	2.39	2.45
Overall Width		D	.112	.118	.124	2.85	3.00	3.15
Exposed Pad Width	(Note 3)	D2	.051	.065	.067	1.30	1.65	1.70
Lead Width		b	.008	.010	.015	0.18	0.25	0.30
Contact Length §		L	.012	.016	.020	0.30	0.40	0.50
Contact-to-Exposed Pad	§	K	.008			0.20		_

^{*} Controlling Parameter

§ Significant Characteristic

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Exposed pad varies according to die attach paddle size.
- 3. Package may have one or more exposed tie bars at ends.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

REF: Reference Dimension, usually without tolerance, for information purposes only.


See ASME Y14.5M

JEDEC equivalent: Not Registered

Drawing No. C04-063

Revised 09-12-05

10-Lead Plastic Micro Small Outline Package (UN) (MSOP)



	Units		INCHES		MI	ILLIMETERS*	
Dimension	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		10			10	
Pitch	р		.020 BSC			0.50 BSC	
Overall Height	Α			.043	-	-	1.10
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95
Standoff	A1	.000		.006	0.00		0.15
Overall Width	E	.193 BSC 4.90 E				4.90 BSC	
Molded Package Width	E1		.118 BSC			3.00 BSC	
Overall Length	D		.118 BSC			3.00 BSC	
Foot Length	L	.016	.024	.031	0.40	0.60	0.80
Footprint	F		.037 REF 0.95 REF				
Foot Angle	ф	0°	1	8°	0°		8°
Lead Thickness	С	.003	1	.009	0.08		0.23
Lead Width	В	.006	.009	.012	0.15	0.23	0.30
Mold Draft Angle Top	α	5°	1	15°	5°		15°
Mold Draft Angle Bott om	β	5°	-	15°	5°	-	15°

^{*} Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254 mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

 $\label{eq:REF:Reference Dimesion, usually without tolerance, for information purposes only. \\$

See ASME Y14.5M

JEDEC Equivalent: MO-187 BA

Drawing No. C04-021

Revised 09-16-05

MCP1256/7/8/9

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2006)

• Original Release of this Document.

MCP1256/7/8/9

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Device Temperature Range Device MCP1256: MCP1256T MCP1257:	Package Positive Regulated Charge Pump with SLEEP Mode and Power-Good Indication Positive Regulated Charge Pump with SLEEP Mode and Power-Good Indication, Tape and Reel Positive Regulated Charge Pump with SLEEP	a) b) c) d)	MCP1256-EMF: MCP1256T-EMF: MCP1256-EUN: MCP1256T-EUN:	E-Temp, DFN package Tape and Reel, E-Temp, DFN package E-Temp, MSOP package Tape and Reel, E-Temp, MSOP package
MCP1257T MCP1258: MCP1258T	Mode and Low-Battery Indication Positive Regulated Charge Pump with SLEEP Mode and Low-Battery Indication, Tape and Reel Positive Regulated Charge Pump with BYPASS Mode and Power-Good Indication Positive Regulated Charge Pump with BYPASS Mode and Power-Good Indication,	(a) (b)	MCP1257-EMF: MCP1257T-EMF: MCP1257-EUN: MCP1257T-EUN: MCP1258-EMF: MCP1258-EMF:	E-Temp, DFN package Tape and Reel, E-Temp, DFN package E-Temp, MSOP package Tape and Reel, E-Temp, MSOP package E-Temp, DFN package Tape and Reel, E-Temp, DFN package
MCP1259: MCP1259T	Tape and Reel Positive Regulated Charge Pump with BYPASS Mode and Low-Battery Indication Positive Regulated Charge Pump with BYPASS Mode and Low -Battery Indication,	c) d)	MCP1258-EUN: MCP1258T-EUN:	E-Temp, MSOP package Tape and Reel, E-Temp, MSOP package
Package MF = D	Tape and Reel C to +125°C ual Flat, No Lead (3x3 mm body), 10-Lead lastic Micro Small Outline (MSOP), 10-Lead	a) b) c) d)	MCP1259-EMF: MCP1259T-EMF: MCP1259-EUN: MCP1259T-EUN:	E-Temp, DFN package Tape and Reel, E-Temp, DFN package E-Temp, MSOP package Tape and Reel, E-Temp, MSOP package

MCP1256/7/8/9

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, Real ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and Zena are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose

Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi

Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang

Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526

Fax: 886-3-572-6459

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham

Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/16/06