ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to GND

V+0.3V to +13	3V
IN_, COM_, NC_, NO_ (Note 1)0.3V to (V+ + 0.3)	
Continuous Current (any terminal)±10m	ΙÂ
Peak Current, COM_, NO_, NC_	
(pulsed at 1ms, 10% duty cycle max)±20m	ıΑ
ESD per Method 3015.7> 2000	
Continuous Power Dissipation	
SOT23-6 (derate 7.1mW/°C above +70°C)571m	W
SOT23-8 (derate 5.3mW/°C above +70°C)421m	

TDFN (derate 24.4mW/°C above +70°C) µMAX (derate 4.10mW/°C above +70°C) Narrow SO (derate 5.88mW/°C above +70°C)	330mW 471mW
Plastic DIP (derate 9.09mW/°C above +70°C)	727mW
Operating Temperature Ranges	
MAX454_C0°C	C to +70°C
MAX454_E40°C	C to +85°C
Storage Temperature Range65°C	to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Signals on NC_, NO_, COM_, or IN_ exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +5V Supply

(V+ = +5V ±10%, GND = 0, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS
ANALOG SWITCH								
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}	(Note 4)			0		V+	V
On-Resistance	Poul	V + = 4.5V,	$T_{A} = +25^{\circ}C$)		30	60	Ω
OII-nesistance	RON	I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3.5V	T _A = T _{MIN} t	o T _{MAX}			75	52
On-Resistance Match		V + = 5V,	$T_{A} = +25^{\circ}C$)		0.8	2	0
Between Channels (Note 5)	ΔR _{ON}	I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3.5V	T _A = T _{MIN} t	o T _{MAX}			4	4 Ω
On-Resistance Flatness	D	V + = 5V;	$T_{A} = +25^{\circ}C$)		2	6	Ω
(Note 6)	RFLAT(ON)	I_{COM} = 1.0mA; V_{NO} or V_{NC} = 1V, 2V, 3V	T _A = T _{MIN} t	O T _{MAX}			8	
NO_ or NC_ Off-Leakage	I _{NO(OFF)}	V+ = 5.5V;	$T_{A} = +25^{\circ}C$)	-0.1	±0.01	+0.1	
Current (Note 7)	or I _{NC(OFF)}	$V_{COM} = 1V, 4.5V;$ V_{NO} or $V_{NC} = 4.5V, 1V$	$T_A = T_{MIN}$ to T_{MAX}	C, E	-5		+5	nA
COM_ Off-Leakage Current		V+ = 5.5V;	$T_A = +25^{\circ}C$		-0.1		+0.1	
(Note 7)	ICOM(OFF)	V _{COM} = 4.5V, 1V; V _{NO} or V _{NC} = 1V, 4.5V	TA = TMIN to TMAX	C, E	-5		+5	nA
		$V_{+} = 5.5V;$	T _A = +25°C)	-0.2		+0.2	
COM_ On-Leakage Current (Note 7)	ICOM(ON)	V_{COM} = 1V, 4.5V or V_{NO} or V_{NC} = 1V, 4.5V, or floating	$T_A = T_{MIN}$ to T_{MAX}	C, E	-10		+10	nA

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

 $(V + = +5V \pm 10\%, GND = 0, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
DYNAMIC							1
Turn-On Time	tou	V_{NO} or V_{NC} = 3V,	$T_A = +25^{\circ}C$		35	100	ns
	ton	Figure 2	$T_A = T_{MIN}$ to T_{MAX}			240	115
Turn-Off Time	toff	V_{NO} or V_{NC} = 3V,	$T_A = +25^{\circ}C$		25	75	ns
	UFF	Figure 2	$T_A = T_{MIN}$ to T_{MAX}			150	1 115
Break-Before-Make Time Delay (Note 4)	tD	MAX4543/MAX4544 only, $R_L = 300\Omega$, $C_L = 35pF$		2	10		ns
Charge Injection (Note 4)	Q	$C_L = 1.0$ nF, $V_{GEN} = 0$, R(Figure 4	$BEN = 0, TA = +25^{\circ}C,$		1	5	рС
Off-Isolation (Note 8)	OIRR	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, $T_A = +25^{\circ}C$, Figure 5			-76		dB
Crosstalk (Note 9)		$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, $T_A = +25^{\circ}C$, Figure 6			-90		dB
NC_ or NO_ Capacitance	Coff	$f = 1MHz, T_A = +25^{\circ}C, F$	-igure 7		8		pF
COM_ Off-Capacitance	CCOM(OFF)	$f = 1MHz, T_A = +25^{\circ}C, F$	-igure 7		8		pF
COM_ On-Capacitance	C _{COM} (ON)	f = 1MHz, T_A = +25°C, Figure 7	MAX4541/MAX4542/ MAX4543		13		pF
			MAX4544	20			1
SUPPLY			1				
Power-Supply Range	V+			2.7		12	V
Positive Supply Current	I+	$V + = 5.5V, V_{IN} = 0 \text{ or } V + 100$	-, all channels on or off	-1	±0.0001	+1	μA
LOGIC INPUT							
Input-Voltage Low	VINL					0.8	V
Input-Voltage High	VINH			2.4			V

ELECTRICAL CHARACTERISTICS—Single +3.3V Supply

 $(V + = +3.0V \text{ to } +3.6V, \text{GND} = 0, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}	(Note 3)		0		V+	V
Channel On-Resistance	R _{ON}	V+ = 3V, ICOM = 1.0mA,	$T_A = +25^{\circ}C$		50	125	Ω
Channel On-nesistance	TION	V_{NO} or V_{NC} = 1.5V	$T_A = T_{MIN}$ to T_{MAX}			275	22
DYNAMIC							
Turn-On Time (Note 3)	ton	V_{NO} or $V_{NC} = 1.5V$	$T_A = +25^{\circ}C$		80	400	
	ton	$VNO_OVVNC_ = 1.5V$	$T_A = T_{MIN}$ to T_{MAX}			500	ns
Turn-Off Time (Note 3)	torr	$V_{\rm MO} = 0r V_{\rm MO} = 1.5 V_{\rm MO}$	$T_A = +25^{\circ}C$		50	125	00
rum-on nine (Note 3)	toff	V_{NO} or V_{NC} = 1.5V	TA = TMIN to TMAX			175	ns
Break-Before-Make Time Delay (Note 3)	tD	MAX4543/MAX4544 only $T_A = +25^{\circ}C$	y, $R_L = 300\Omega$, $C_L = 35pF$,	2	30		ns
Charge Injection (Note 3)	Q	$C_{L} = 1.0 nF, V_{GEN} = 0, 1$	$R_{GEN} = 0, T_A = +25^{\circ}C$		1	5	рС
SUPPLY							
Positive Supply Current	+	$V + = 3.6V, V_{IN} = 0 \text{ or } V$	+, all channels on or off	-1		+1	μA

Note 2: QFN and SOT-packaged parts are 100% tested at +25°C only and guaranteed by correlation at the full hot rated temperature. **Note 3:** The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 4: Guaranteed by design.

Note 5: $\Delta R_{ON} = \Delta R_{ON} \max - \Delta R_{ON} \min$.

Note 6: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.


Note 7: Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.

Note 8: Off-isolation = $20 \times \log_{10} [V_{COM} / (V_{NC} \text{ or } V_{NO})], V_{COM} = output, V_{NC} \text{ or } V_{NO} = input to off switch.$

Note 9: Between the two switches, MAX4541/MAX4542/MAX4543 only.

Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



MAX4541-MAX4544

			P	IN					
MAX	4541	MAX	4542	МАХ	4543	MAX	4544	NAME	FUNCTION
DIP/SO/ µMAX/ TDFN	SOT23-8	DIP/SO/ µMAX/ TDFN	SOT23-8	DIP/SO/ µMAX/ TDFN	SOT23-8	DIP/SO/ µMAX/ TDFN	SOT23-6		TONOTION
1	1	_	_	1	1	_		NO1	Analog Switch 1—Normally Open
2	8	2	8	2	8			COM1	Analog Switch 1—Common
3	3	3	3	3	3			IN2	Digital Control Input 2
4	6	4	6	4	6	4	3	GND	Ground—Negative Supply Input
5	5							NO2	Analog Switch 2—Normally Open
6	4	6	4	6	4	_	—	COM2	Analog Switch 2—Common
7	7	7	7	7	7			IN1	Digital Control Input 1
8	2	8	2	8	2	8	2	V+	Positive Supply Voltage Input
—	—	1	1		—	_		NC1	Analog Switch 1—Normally Closed
—	—	5	5	5	5			NC2	Analog Switch 2—Normally Closed
	_					1	6	NO	Analog Switch—Normally Open
—	—		—		—	2	5	COM	Analog Switch—Common
_	—	—	—		—	3	4	NC	Analog Switch—Normally Closed
	—					5, 6		N.C.	Not Connected (Open Circuit)
—	—		—		—	7	1	IN	Digital Control Input
EP	—	EP		EP	—	EP	—	EP	Exposed Pad. Connect EP to V+.

_Applications Information




Figure 1. Overvoltage Protection Using Two External Blocking Diodes

Logic Levels

The MAX4541–MAX4544 are TTL compatible when powered from a single +5V supply. When powered from other supply voltages, TTL compatibility is guaranteed and the logic inputs can be driven rail-to-rail. For example, with a +12V supply, IN1 and IN2 can be driven low to 0 and high to 12V. With a +3.3V supply, IN1 and IN2 should be driven low to 0 and high to 3.3V.

Driving IN1 and IN2 rail-to-rail minimizes power consumption.

Analog Signal Levels

Analog signals that range over the entire supply voltage (V+ to GND) can be switched with very little change in on-resistance over the entire voltage range (see the *Typical Operating Characteristics*). All the switches are bidirectional, so the NO_, NC_, and COM_ pins can be used as either inputs or outputs.



MAX4541-MAX4544

Power-Supply Sequencing and Overvoltage Protection

Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals or logic inputs, especially if the analog or logic signals are not current limited. If this sequencing is not possible, and if the analog or logic inputs are not current limited to < 10mA, add a small-signal diode (D1) as shown in Figure 1. If the analog signal can dip below GND, add D2. Adding protection diodes reduces the analog signal range to a diode drop (about 0.7V) below V+ (for D1), and to a diode drop above ground (for D2). Leakage is unaffected by adding the diodes. On-resistance increases by a small amount at low supply voltages. Maximum supply voltage (V+) must not exceed 13V. Adding protection diodes causes the logic thresholds to be shifted relative to the power-supply rails. This can be significant when low supply voltages (+5V or less) are used. With a +5V supply, TTL compatibility is not guaranteed when protection diodes are added. Driving IN1 and IN2 all the way to the supply rails (i.e., to a diode drop higher than the V+ pin, or to a diode drop lower than the GND pin) is always acceptable.

Protection diodes D1 and D2 also protect against some overvoltage situations. With Figure 1's circuit, if the supply voltage is below the absolute maximum rating, and if a fault voltage up to the absolute maximum rating is applied to an analog signal pin, no damage will result.

Test Circuits/Timing Diagrams





Figure 2. Switching Time



_Test Circuits/Timing Diagrams (continued)

M/IXI/M

Figure 3a. Break-Before-Make Interval (MAX4543 Only)






Figure 3b. Break-Before-Make Interval (MAX4544 Only)





Test Circuits/Timing Diagrams (continued)




Figure 5. Off-Isolation




Figure 7. Channel Off/On-Capacitance

Figure 6. Crosstalk




Ordering Information (continued)

	g informati		nueuj
PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX4541EPA	-40°C to +85°C	8 Plastic DIP	_
MAX4542CUA	0°C to +70°C	8 µMAX	—
MAX4542CSA	0°C to +70°C	8 SO	—
MAX4542CPA	0°C to +70°C	8 Plastic DIP	—
MAX4542C/D	0°C to +70°C	Dice*	_
MAX4542EKA-T	-40°C to +85°C	8 SOT23-8	AAAF
MAX4542ETA	-40°C to +85°C	8 TDFN-EP**	—
MAX4542EUA	-40°C to +85°C	8 µMAX	—
MAX4542ESA	-40°C to +85°C	8 SO	—
MAX4542EPA	-40°C to +85°C	8 Plastic DIP	—
MAX4543CUA	0°C to +70°C	8 µMAX	_
MAX4543CSA	0°C to +70°C	8 SO	_
MAX4543CPA	0°C to +70°C	8 Plastic DIP	—
MAX4543C/D	0°C to +70°C	Dice*	—
MAX4543EKA-T	-40°C to +85°C	8 SOT23-8	AAAG
MAX4543ETA	-40°C to +85°C	8 TDFN-EP**	—
MAX4543EUA	-40°C to +85°C	8 µMAX	—
MAX4543ESA	-40°C to +85°C	8 SO	—
MAX4543EPA	-40°C to +85°C	8 Plastic DIP	—
MAX4544CUA	0°C to +70°C	8 µMAX	—
MAX4544CSA	0°C to +70°C	8 SO	—
MAX4544CPA	0°C to +70°C	8 Plastic DIP	—
MAX4544C/D	0°C to +70°C	Dice*	—
MAX4544EUT-T	-40°C to +85°C	6 SOT23-6	AAAM
MAX4544ETA	-40°C to +85°C	8 TDFN-EP**	—
MAX4544EUA	-40°C to +85°C	8 µMAX	_
MAX4544ESA	-40°C to +85°C	8 SO	_
MAX4544EPA	-40°C to +85°C	8 Plastic DIP	—

*Dice are specified at $T_A = +25^{\circ}C$.


**EP = Exposed pad.



Pin Configurations/Functional Diagrams/Truth Tables (continued)

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



M/IXI/M


Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)

	DIMENS	SIONS	PACKA	GE VAF	RIATI	ONS					
SYMBOL	MIN.	MAX.	PKG. 0	ODE	Ν	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e
А	0.70	0.80	T633-2		6	1.50±0.10	2.30±0.10	0.95 BSC	MO229/WEEA	0.40±0.05	1.90 REF
D	2.90	3.10	T833-2		8	1.50±0.10	2.30±0.10	0.65 BSC	MO229/WEEC	0.30±0.05	1.95 REF
E	2.90	3.10	T833-3		8	1.50±0.10	2.30±0.10	0.65 BSC	MO229/WEEC	0.30±0.05	1.95 REF
A1	0.00	0.05	T1033	1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229/WEED-3	0.25±0.05	2.00 REF
L	0.20	0.40	T1033	2	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229/WEED-3	0.25±0.05	2.00 REF
k	0.25	MIN.	T1433	1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF
A2	0.20	REF.	T1433	2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF
NOTES:											
1. ALL E 2. COPL 3. WARP 4. PACK 5. DRAW 6. "N" II 7. NUME	ANARITY AGE SH AGE LE ING CO S THE BER OF	' Shall Hall Not Ngth/Pa Nforms Total N Leads	IN mm. ANGLE NOT EXCEED 0.10 CKAGE WIDTH A TO JEDEC MO2 JMBER OF LEAD SHOWN ARE FOF XAGE ORIENTAT	08 mm mm. RE COI 29, EX 29, EX S. R REFE	n. NSID CEP	ERED AS S T DIMENSIO CE ONLY.	NS "D2" AN		C(S). ND T1433-1 & T	1433–2.	

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)




Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

ND	TES:	SYMBOL	MIN		MAX
4	ALL DIMENSIONS ARE IN MILLIMETERS.	A	0.90	1.25	1.45
1.	ALL DIMENSIONS ARE IN MILLIMETERS.	A1	0.00	0.05	0.15
Æ	FOOT LENGTH MEASURED AT INTERCEPT POINT BETWEEN DATUM A &	A2	0.90	1.10	1.30
	LEAD SURFACE.	Ь	0.35	0.40	0.50
З.	PACKAGE DUTLINE EXCLUSIVE DF MDLD FLASH & METAL BURR, MDLD	С	0.08	0.15	0.20
	FLASH, PROTRUSION OR METAL BURR SHOULD NOT EXCEED 0.25mm.	D	2.80	2.90	3.00
	PACKAGE DUTLINE INCLUSIVE DF SDLDER PLATING.	E	2.60	2.80	3.00
.	FACKAGE DUILINE INCLUSIVE OF SOLDER FLATING.	E1	1.50	1.625	1.75
5.	PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO	L	0.35	0.45	0.60
	RIGHT, (SEE EXAMPLE TOP MARK)	L1		0.60 REF	
6	PIN 1 I.D. DOT IS 0.3mm ∅ MIN. LOCATED ABO∨E PIN 1.	el		1.90 BSC	•
0.		e		0.95 BSC	
7.	MEETS JEDEC MO178, VARIATION AB.	۵	0*	2.5*	10*
0	SOLDER THICKNESS MEASURED AT FLAT SECTION OF LEAD BETWEEN			CODES	
0.	0.08mm AND 0.15mm FROM LEADTIP.			5-4, U6C-8	
				2, U6S-3,	U6F-5,
9,	LEAD TO BE COPLANAR WITHIN 0.1mm.	061-6,	U6FH-5	5, U6FH-6	
10.	NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.	L			
11.	MARKING IS FOR PACKAGE DRIENTATION REFERENCE ONLY.				
			ICONDUCTO	////	іхі/
		TITLE			
			ACKAGE OL	JTLINE, SOT 6L	BODY
_10^1		APPROVAL	. II	DOCUMENT CONTROL N	D. REV.
אאע־	VING NOT TO SCALE-			21-0058	

_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



Revision History

Pages changed at Rev 4: 1-16

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

_____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

16

MAX4541-MAX4544