
# **ABSOLUTE MAXIMUM RATINGS**

(Note 1)
Input Supply Voltage0.3V to 6V
MODE, RUN, V <sub>FB</sub> Voltages0.3V to V <sub>IN</sub>
SW Voltage $-0.3V$ to $(V_{IN} + 0.3V)$
P-Channel Switch Source Current (DC) 400mA
N-Channel Switch Sink Current (DC) 400mA
Peak SW Sink and Source Current 630mA
Operating Temperature Range (Note 2)40°C to 85°C
Junction Temperature (Note 3) 125°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

# PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

### **ELECTRICAL CHARACTERISTICS**

The ullet denotes specifications which apply over the full operating temperature range, otherwise specifications are  $T_A = 25^{\circ}C$ .  $V_{IN} = 3.6V$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I <sub>VFB</sub>	Feedback Current		•			±30	nA
I <sub>PK</sub>	Peak Inductor Current	V <sub>IN</sub> = 3V, V <sub>FB</sub> = 0.7V, Duty Cycle < 35%		375	500	625	mA
$V_{FB}$	Regulated Feedback Voltage	(Note 4)	•	0.784	0.8	0.816	V
$\Delta V_{OVL}$	ΔOutput Overvoltage Lockout	$\Delta V_{OVL} = V_{OVL} - V_{FB}$	•	20	50	80	mV
$\Delta V_{FB}$	Reference Voltage Line Regulation	V <sub>IN</sub> = 2.5V to 5.5V (Note 4)	•		0.04	0.4	%/V
V <sub>LOADREG</sub>	Output Voltage Load Regulation				0.5		%
V <sub>IN</sub>	Input Voltage Range		•	2.5		5.5	V
I <sub>S</sub>	Input DC Bias Current Pulse Skipping Mode Burst Mode® Operation Shutdown	(Note 5) $V_{FB} = 0.7V$ , Mode = 3.6V, $I_{LOAD} = 0A$ $V_{FB} = 0.83V$ , Mode = 0V, $I_{LOAD} = 0A$ $V_{RUN} = 0V$ , $V_{IN} = 4.2V$			300 20 0.1	400 35 1	, Au Au Au,
f <sub>OSC</sub>	Oscillator Frequency	$V_{FB} = 0.8V$ $V_{FB} = 0V$	•	1.2	1.5 210	1.8	MHz kHz
R <sub>PFET</sub>	R <sub>DS(ON)</sub> of P-Channel FET	I <sub>SW</sub> = 100mA			0.7	0.85	Ω
R <sub>NFET</sub>	R <sub>DS(ON)</sub> of N-Channel FET	I <sub>SW</sub> = -100mA			0.6	0.90	Ω
I <sub>LSW</sub>	SW Leakage	V <sub>RUN</sub> = 0V, V <sub>SW</sub> = 0V or 5V, V <sub>IN</sub> = 5V			±0.01	±1	μΑ
V <sub>RUN</sub>	RUN Threshold		•	0.3	1	1.5	V
I <sub>RUN</sub>	RUN Leakage Current		•		±0.01	±1	μΑ
V <sub>MODE</sub>	MODE Threshold		•	0.3	1.5	2	V
I <sub>MODE</sub>	MODE Leakage Current		•		±0.01	±1	μА

Burst Mode is a registered trademark of Linear Technology Corporation.

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** The LTC3405AE is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the –40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

**Note 3:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formula:

LTC3405A:  $T_J = T_A + (P_D)(250^{\circ}C/W)$ 


**Note 4:** The LTC3405A is tested in a proprietary test mode that connects  $V_{\text{FB}}$  to the output of the error amplifier.


**Note 5:** Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.




# TYPICAL PERFORMANCE CHARACTERISTICS

(From Figure1a Except for the Resistive Divider Resistor Values)











# Efficiency vs Output Current 100 90 V<sub>IN</sub> = 2.7V 70 V<sub>IN</sub> = 3.6V 70 V<sub>IN</sub> = 4.2V 50 0.1 1 10 100 1000 0UTPUT CURRENT (mA)


3405A G05












# TYPICAL PERFORMANCE CHARACTERISTICS


(From Figure 1a Except for the Resistive Divider Resistor Values)



LINEAR

# TYPICAL PERFORMANCE CHARACTERISTICS

(From Figure 1a Except for the Resistive Divider Resistor Values)



# PIN FUNCTIONS

**RUN (Pin 1):** Run Control Input. Forcing this pin above 1.5V enables the part. Forcing this pin below 0.3V shuts down the device. In shutdown, all functions are disabled drawing  $<1\mu$ A supply current. Do not leave RUN floating.

GND (Pin 2): Ground Pin.


**SW (Pin 3):** Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.

 $V_{IN}$  (Pin 4): Main Supply Pin. Must be closely decoupled to GND, Pin 2, with a 2.2 $\mu$ F or greater ceramic capacitor.

**V<sub>FB</sub> (Pin 5):** Feedback Pin. Receives the feedback voltage from an external resistive divider across the output.

**MODE** (Pin 6): Mode Select Input. To select pulse skipping mode, tie to  $V_{\text{IN}}$ . Grounding this pin selects Burst Mode operation. Do not leave this pin floating.

## **FUNCTIONAL DIAGRAM**



# **OPERATION** (Refer to Functional Diagram)

#### Main Control Loop

The LTC3405A uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, I<sub>COMP</sub>, resets the RS latch. The peak inductor current at which I<sub>COMP</sub> resets the RS latch, is controlled by the output of error amplifier EA. The V<sub>FB</sub> pin, described in the Pin Functions section, allows EA to receive an output feedback voltage from an external resistive divider. When the load current increases, it causes a slight decrease in the feedback voltage relative to the 0.8V reference, which in turn, causes the EA amplifier's output voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the current reversal

comparator  $I_{\text{RCMP}}$ , or the beginning of the next clock cycle.

Comparator OVDET guards against transient overshoots > 6.25% by turning the main switch off and keeping it off until the fault is removed.

#### **Burst Mode Operation**

The LTC3405A is capable of Burst Mode operation in which the internal power MOSFETs operate intermittently based on load demand. To enable Burst Mode operation, simply connect the MODE pin to GND. To disable Burst Mode operation and enable PWM pulse skipping mode, connect the MODE pin to  $V_{IN}$  or drive it with a logic high  $(V_{MODE} > 1.5 V).$  In this mode, the efficiency is lower at light loads, but becomes comparable to Burst Mode operation when the output load exceeds 25mA. The advantage of pulse skipping mode is lower output ripple and less interference to audio circuitry.





# **OPERATION** (Refer to Functional Diagram)

When the converter is in Burst Mode operation, the peak current of the inductor is set to approximately 100mA regardless of the output load. Each burst event can last from a few cycles at light loads to almost continuously cycling with short sleep intervals at moderate loads. In between these burst events, the power MOSFETs and any unneeded circuitry are turned off, reducing the quiescent current to  $20\mu A$ . In this sleep state, the load current is being supplied solely from the output capacitor. As the output voltage droops, the EA amplifier's output rises above the sleep threshold signaling the BURST comparator to trip and turn the top MOSFET on. This process repeats at a rate that is dependent on the load demand.

#### **Short-Circuit Protection**

When the output is shorted to ground, the frequency of the oscillator is reduced to about 210kHz, 1/7 the nominal frequency. This frequency foldback ensures that the inductor current has more time to decay, thereby preventing runaway. The oscillator's frequency will progressively increase to 1.5MHz when  $V_{FB}$  rises above OV.

#### **Dropout Operation**

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches 100% duty cycle. The output voltage will then

be determined by the input voltage minus the voltage drop across the P-channel MOSFET and the inductor.

Another important detail to remember is that at low input supply voltages, the  $R_{DS(ON)}$  of the P-channel switch increases (see Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3405A is used at 100% duty cycle with low input voltage (See Thermal Considerations in the Applications Information section).

#### **Low Supply Operation**

The LTC3405A will operate with input supply voltages as low as 2.5V, but the maximum allowable output current is reduced at this low voltage. Figure 2 shows the reduction in the maximum output current as a function of input voltage for various output voltages.

#### **Slope Compensation and Inductor Peak Current**

Slope compensation provides stability in constant frequency architectures by preventing subharmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles >40%. However, the LTC3405A uses a patent-pending scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.




Figure 2. Maximum Output Current vs Input Voltage



The basic LTC3405A application circuit is shown in Figure 1. External component selection is driven by the load requirement and begins with the selection of L followed by  $C_{IN}$  and  $C_{OUT}$ .

#### **Inductor Selection**

For most applications, the value of the inductor will fall in the range of  $2.2\mu H$  to  $10\mu H$ . Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher  $V_{IN}$  or  $V_{OUT}$  also increases the ripple current as shown in equation 1. A reasonable starting point for setting ripple current is  $\Delta I_I = 120 mA$  (40% of 300mA).

$$\Delta I_L = \frac{1}{\left(f\right)\!\!\left(L\right)} V_{OUT} \! \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \tag{1}$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 360mA rated inductor should be enough for most applications (300mA + 60mA). For better efficiency, choose a low DC-resistance inductor.

The inductor value also has an effect on Burst Mode operation. The transition to low current operation begins when the inductor current peaks fall to approximately 100mA. Lower inductor values (higher  $\Delta I_L$ ) will cause this to occur at lower load currents, which can cause a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to increase.

#### **Inductor Core Selection**

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar

**Table 1. Representative Surface Mount Inductors** 

MANUFACTURER	PART NUMBER	VALUE	MAX DC Current	DCR	HEIGHT
Taiyo Yuden	LB2016T2R2M LB2012T2R2M LB2016T3R3M	2.2μH 2.2μH 3.3μH	315mA 240mA 280mA	0.13Ω 0.23Ω 0.2Ω	1.6mm 1.25mm 1.6mm
Panasonic	ELT5KT4R7M	4.7μΗ	950mA	0.2Ω	1.2mm
Murata	LQH3C4R7M34	4.7μΗ	450mA	0.2Ω	2mm
Taiyo Yuden	LB2016T4R7M	4.7μΗ	210mA	0.25Ω	1.6mm
Panasonic	ELT5KT6R8M	6.8µH	760mA	0.3Ω	1.2mm
Panasonic	ELT5KT100M	10μΗ	680mA	0.36Ω	1.2mm
Sumida	CMD4D116R8MC	6.8µH	620mA	0.23Ω	1.2mm

electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3405A requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3405A applications.

#### CIN and COUT Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle  $V_{OUT}/V_{IN}$ . To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$C_{IN}$$
 required  $I_{RMS} \approx I_{OMAX} \frac{\left[V_{OUT}(V_{IN} - V_{OUT})\right]^{1/2}}{V_{IN}}$ 

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT}/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question.

LINEAR

The selection of  $C_{OUT}$  is driven by the required effective series resistance (ESR). Typically, once the ESR requirement for  $C_{OUT}$  has been met, the RMS current rating generally far exceeds the  $I_{RIPPLE(P-P)}$  requirement. The output ripple  $\Delta V_{OUT}$  is determined by:

$$\Delta V_{OUT} \cong \Delta I_L \left( \mathsf{ESR} + \frac{1}{8 \mathsf{fC}_{OUT}} \right)$$

where f = operating frequency,  $C_{OUT}$  = output capacitance and  $\Delta I_L$  = ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since  $\Delta I_L$  increases with input voltage.

If tantalum capacitors are used, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

#### **Using Ceramic Input and Output Capacitors**

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3405A's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used **freely** to achieve very low output ripple and small circuit size.

However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V<sub>IN</sub>. At best, this ringing can

couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at  $V_{\text{IN}}$ , large enough to damage the part.

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

#### **Output Voltage Programming**

The output voltage is set by a resistive divider according to the following formula:

$$V_{OUT} = 0.8V \left(1 + \frac{R2}{R1}\right) \tag{2}$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in Figure 3.




Figure 3. Setting the LTC3405A Output Voltage

#### **Efficiency Considerations**

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

Efficiency = 
$$100\% - (L1 + L2 + L3 + ...)$$

where L1, L2, etc. are the individual losses as a percentage of input power.



Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses in LTC3405A circuits:  $V_{IN}$  quiescent current and  $I^2R$  losses. The  $V_{IN}$  quiescent current loss dominates the efficiency loss at very low load currents whereas the  $I^2R$  loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence as illustrated in Figure 4.




Figure 4. Power Lost vs Load Current

1. The  $V_{IN}$  quiescent current is due to two components: the DC bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, dQ, moves from  $V_{IN}$  to ground. The resulting dQ/dt is the current out of  $V_{IN}$  that is typically larger than the DC bias current. In continuous mode,  $I_{GATECHG} = f(Q_T + Q_B)$  where  $Q_T$  and  $Q_B$  are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to  $V_{IN}$  and thus their effects will be more pronounced at higher supply voltages.

2.  $I^2R$  losses are calculated from the resistances of the internal switches,  $R_{SW}$ , and external inductor  $R_L$ . In continuous mode, the average output current flowing through inductor L is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET  $R_{DS(ON)}$  and the duty cycle (DC) as follows:

$$R_{SW} = (R_{DS(ON)TOP})(DC) + (R_{DS(ON)BOT})(1 - DC)$$

The  $R_{DS(ON)}$  for both the top and bottom MOSFETs can be obtained from the Typical Performance Charateristics curves. Thus, to obtain  $I^2R$  losses, simply add  $R_{SW}$  to  $R_L$  and multiply the result by the square of the average output current.

Other losses including  $C_{IN}$  and  $C_{OUT}$  ESR dissipative losses and inductor core losses generally account for less than 2% total additional loss.

#### Thermal Considerations

In most applications the LTC3405A does not dissipate much heat due to its high efficiency. But, in applications where the LTC3405A is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately 150°C, both power switches will be turned off and the SW node will become high impedance.

To avoid the LTC3405A from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$T_R = (P_D)(\theta_{JA})$$

where  $P_D$  is the power dissipated by the regulator and  $\theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature.



The junction temperature, T<sub>J</sub>, is given by:

$$T_J = T_A + T_R$$

where  $T_A$  is the ambient temperature.

As an example, consider the LTC3405A in dropout at an input voltage of 2.7V, a load current of 300mA and an ambient temperature of 70°C. From the typical performance graph of switch resistance, the  $R_{DS(0N)}$  of the P-channel switch at 70°C is approximately  $0.94\Omega$ . Therefore, power dissipated by the part is:

$$P_D = I_{LOAD}^2 \cdot R_{DS(ON)} = 84.6 \text{mW}$$

For the SOT-23 package, the  $\theta_{JA}$  is 250°C/W. Thus, the junction temperature of the regulator is:

$$T_J = 70^{\circ}C + (0.0846)(250) = 91.15^{\circ}C$$

which is well below the maximum junction temperature of 125°C.

Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance ( $R_{DS(ON)}$ ).

# **Checking Transient Response**

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, V<sub>OUT</sub> immediately shifts by an amount equal to  $(\Delta I_{LOAD} \bullet ESR)$ , where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge  $C_{OUT}$ , which generates a feedback error signal. The regulator loop then acts to return  $V_{OUT}$  to its steady-state value. During this recovery time  $V_{OUT}$  can be monitored for overshoot or ringing that would indicate a stability problem. For a detailed explanation of switching control loop theory, see Application Note 76.

A second, more severe transient is caused by switching in loads with large (>1 $\mu F$ ) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with  $C_{OUT}$ , causing a rapid drop in  $V_{OUT}$ . No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately (25  $\bullet$   $C_{LOAD}$ ). Thus, a  $10\mu F$  capacitor charging to 3.3V would require a  $250\mu s$  rise time, limiting the charging current to about 130mA.

#### **PC Board Layout Checklist**

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3405A. These items are also illustrated graphically in Figures 5 and 6. Check the following in your layout:




Figure 5. LTC3405A Layout Diagram






Figure 6. LTC3405A Suggested Layout

- The power traces, consisting of the GND trace, the SW trace and the V<sub>IN</sub> trace should be kept short, direct and wide.
- 2. Does the V<sub>FB</sub> pin connect directly to the feedback resistors? The resistive divider R1/R2 must be connected between the (+) plate of C<sub>OUT</sub> and ground.
- 3. Does the (+) plate of  $C_{IN}$  connect to  $V_{IN}$  as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
- 4. Keep the (–) plates of  $C_{IN}$  and  $C_{OUT}$  as close as possible.
- 5. Keep the switching node, SW, away from the sensitive  $V_{\text{FB}}$  node.

#### Design Example

As a design example, assume the LTC3405A is used in a single lithium-ion battery-powered cellular phone application. The  $V_{\text{IN}}$  will be operating from a maximum of 4.2V down to about 2.7V. The load current requirement is a maximum of 0.25A but most of the time it will be in standby mode, requiring only 2mA. Efficiency at both low and high load currents is important. Output voltage is 2.5V. With this information we can calculate L using equation (1),

$$L = \frac{1}{(f)(\Delta I_L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(3)

Substituting  $V_{OUT} = 2.5V$ ,  $V_{IN} = 4.2V$ ,  $\Delta I_L = 100$ mA and f = 1.5MHz in equation (3) gives:

$$L = \frac{2.5V}{1.5MHz(100mA)} \left( 1 - \frac{2.5V}{4.2V} \right) \cong 6.8\mu H$$

For best efficiency choose a 300mA or greater inductor with less than  $0.3\Omega$  series resistance.

 $C_{IN}$  will require an RMS current rating of at least 0.125A  $\cong$   $I_{LOAD(MAX)}/2$  at temperature and  $C_{OUT}$  will require an ESR of less than 0.5 $\Omega$ . In most cases, a ceramic capacitor will satisfy this requirement.

For the feedback resistors, choose R1 = 412k. R2 can then be calculated from equation (2) to be:

$$R2 = \left(\frac{V_{OUT}}{0.8} - 1\right)R1 = 875.5k$$
; use 887k

Figure 7 shows the complete circuit along with its efficiency curve.

TECHNOLOGY TECHNOLOGY




Figure 7a




Figure 7b






Figure 7c




# TYPICAL APPLICATIONS


# Single Li-Ion to 1.2V/300mA Regulator Using Ceramic and Tantalum Output Capacitors









# Single Li-lon to 1V/200mA Regulator Using All Ceramic Capacitors Optimized for Small Footprint










# PACKAGE DESCRIPTION

#### **S6 Package** 6-Lead Plastic TSOT-23


(Reference LTC DWG # 05-08-1636)





- 6. JEDEC PACKAGE REFERENCE IS MO-193

# TYPICAL APPLICATION

#### Single Li-Ion to 1.5V/150mA Regulator **Using All Ceramic Capacitors Optimized for Smallest Footprint**







# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1174/LTC1174-3.3 LTC1174-5	High Efficiency Step-Down and Inverting DC/DC Converters	Monolithic Switching Regulators, I <sub>OUT</sub> to 450mA, Burst Mode Operation
LTC1265	1.2A, High Efficiency Step-Down DC/DC Converter	Constant Off-Time, Monolithic, Burst Mode Operation
LTC1474/LTC1475	Low Quiescent Current Step-Down DC/DC Converters	Monolithic, $I_{OUT}$ to 250mA, $I_Q = 10\mu$ A, 8-Pin MSOP
LTC1504A	Monolithic Synchronous Step-Down Switching Regulator	Low Cost, Voltage Mode I <sub>OUT</sub> to 500mA, V <sub>IN</sub> from 4V to 10V
LT1616	600mA, 1.4MHz Step-Down DC/DC Converter	6-Pin ThinSOT, V <sub>IN</sub> from 3.6V to 25V
LTC1627	Monolithic Synchronous Step-Down Switching Regulator	Constant Frequency, I <sub>OUT</sub> to 500mA, Secondary Winding Regulation, V <sub>IN</sub> from 2.65V to 8.5V
LTC1701	Monolithic Current Mode Step-Down Switching Regulator	Constant Off-Time, $I_{OUT}$ to 500mA, 1MHz Operation, $V_{IN}$ from 2.5V to 5.5V
LTC1707	Monolithic Synchronous Step-Down Switching Regulator	1.19V V <sub>REF</sub> Pin, Constant Frequency, I <sub>OUT</sub> to 600mA, V <sub>IN</sub> from 2.65V to 8.5V
LTC1767	1.5A, 1.25MHz Step-Down Switching Regulator	3V to 25V Input, 8-Lead MSOP Package
LTC1779	Monolithic Current Mode Step-Down Switching Regulator	550kHz, 6-Lead ThinSOT, V <sub>IN</sub> from 2.5V to 9.8V
LTC1877	High Efficiency Monolithic Step-Down Regulator	550kHz, MS8, $V_{IN}$ Up to 10V, $I_Q$ = 10 $\mu$ A, $I_{OUT}$ to 600mA at $V_{IN}$ = 5V
LTC1878	High Efficiency Monolithic Step-Down Regulator	550kHz, MS8, $V_{IN}$ Up to 6V, $I_Q$ = 10 $\mu$ A, $I_{OUT}$ to 600mA at $V_{IN}$ = 3.3V
LTC3404	1.4MHz High Efficiency Monolithic Step-Down Regulator	1.4MHz, MS8, $V_{IN}$ Up to 6V, $I_Q$ = 10 $\mu$ A, $I_{OUT}$ to 600mA at $V_{IN}$ = 3.3V
LTC3405A-1.5/ LTC3405A-1.8	1.5MHz High Efficiency Monolithic Step-Down Regulators	Fixed Output Versions of the LTC3405A

LT/TP 0604 1K REV A • PRINTED IN USA © LINEAR TECHNOLOGY CORPORATION 2002