
ABSOLUTE MAXIMUM RATINGS

(Note 1)	
Supply Voltage (V _{DD})	10V
Control Input Currents	100mA to 100mA
Control Input Voltages	$-0.5V$ to $V_{DD} + 0.5V$
Driver Input Voltages	$-0.5V$ to $V_{DD} + 0.5V$
Driver Output Voltages	+12V/-7V
Receiver Input Voltages	+12V/-7V
Receiver Output Voltages	$-0.5V$ to $V_{DD} + 0.5V$
Receiver Input Differential	10V

Driver Short-Circuit Duration	
(V _{OUT} : -7V to 10V)	Indefinite
Receiver Short-Circuit Duration	
(V _{OUT} : 0V to V _{DD})	Indefinite
Operating Temperature Range	
LTC1686C/LTC1687C	0°C to 70°C
LTC1686I/LTC1687I	40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 se	c) 300°C

PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

DC ELECTRICAL CHARACTERISTICS $V_{DD} = 5V \pm 5\%$ unless otherwise noted (Notes 2, 3).

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{\rm OD1}$	Differential Driver Output (Unloaded)	I _{OUT} = 0	•			V_{DD}	V
V _{OD2}	Differential Driver Output (With Load)	R = 50Ω (RS422) R = 27Ω (RS485), Figure 1	•	2.0 1.5		V_{DD}	V
ΔV_{0D}	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	R = 27Ω or 50Ω , Figure 1	•			0.2	V
V_{OC}	Driver Common Mode Output Voltage	$R = 27\Omega$ or 50Ω , $V_{DD} = 5V$, Figure 1	•	2		3	V
$\Delta V_{0C} $	Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States	R = 27 Ω or 50 Ω , Figure 1	•			0.2	V
V_{IH}	Input High Voltage	D, DE, RE	•	2			V
V_{IL}	Input Low Voltage	D, DE, RE	•			0.8	V
I _{IN1}	Input Current	D, DE, RE	•	-1		1	μА
I _{IN2}	Input Current (A, B)	V _A , V _B = 12V, V _{DD} = 0V or 5.25V V _A , V _B = -7V, V _{DD} = 0V or 5.25V	•	-500		500	μA μA
V _{TH}	Differential Input Threshold Voltage for Receiver	$-7V \le V_{CM} \le 12V$	•	-0.3		0.3	V
ΔV_{TH}	Receiver Input Hysteresis	V _{CM} = 0V			25		mV
V _{OH}	Receiver Output High Voltage	$I_{OUT} = -4mA$, $V_{ID} = 300mV$	•	3.5	4.8		V

DC ELECTRICAL CHARACTERISTICS $V_{DD} = 5V \pm 5\%$ unless otherwise noted (Notes 2, 3).

SYMBOL	MBOL PARAMETER CONDITIONS			MIN	TYP	MAX	UNITS
V_{0L}	Receiver Output Low Voltage	$I_{OUT} = 4mA$, $V_{ID} = -300mV$	•			0.4	V
I _{OZR}	Three-State (High Impedance) Output Current at Receiver	$0.4V \le V_{OUT} \le 2.4V$	•	-1		1	μА
I _{OZD}	Three-State (High Impedance) Output Current at Driver	$V_{OUT} = -7V$ to 12V	•	-200		200	μА
C _{LOAD}	Receiver and Driver Output Load Capacitance	(Note 4)	•			500	pF
I _{DD}	Supply Current	No Load, Pins D, DE, $\overline{RE} = 0V$ or V_{DD}	•		7	12	mA
I _{OSD1}	Driver Short-Circuit Current, V _{OUT} = HIGH	V _{OUT} = −7V or 10V (Note 5)	•			20	mA
I _{OSD2}	Driver Short-Circuit Current, V _{OUT} = LOW	$V_{OUT} = -7V$ or 10V (Note 5)	•			20	mA
I _{OSR}	Receiver Short-Circuit Current	V _{OUT} = 0V or V _{DD} (Note 5)	•			20	mA
R _{IN}	Input Resistance	$-7V \le V_{CM} \le 12V$	•	22			kΩ
C _{IN}	Input Capacitance	A, B, D, DE, RE Inputs (Note 4)			3		pF
	Open-Circuit Input Voltage	V _{DD} = 5V (Note 4), Figure 5	•	3.2	3.3	3.4	V
Fail-Safe Time	Time to Detect Fail-Safe Condition				2		μs
CMRR	Receiver Input Common Mode Rejection Ratio	V _{CM} = 2.5V, f = 26MHz			45		dB

SWITCHING CHARACTERISTICS V_{DD} = 5V, unless otherwise noted (Notes 2, 3).

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
t _{PLH} , t _{PHL}	Driver Input-to-Output Propagation Delay	$R_{DIFF} = 54\Omega$, Figures 3, 5 $C_{L1} = C_{L2} = 100pF$	LTC1686C/LTC1687C LTC1686I/LTC1687I	•	15 13	18.5 18.5	22 25	ns ns
t _{SKEW}	Driver Output A-to-Output B Skew	$R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 10$ Figures 3, 5	OpF,			500		ps
t _r , t _f	Driver Rise/Fall Time	$R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 10$ Figures 3, 5	OpF,			3.5		ns
t _{ZH}	Driver Enable to Output High	C _L = 100pF, S2 Closed, Figu	res 4, 6	•		25	50	ns
t _{ZL}	Driver Enable to Output Low	C _L = 100pF, S1 Closed, Figu	res 4, 6	•		25	50	ns
t _{LZ}	Driver Disable from Low	C _L = 15pF, S1 Closed, Figure	es 4, 6	•		25	50	ns
t _{HZ}	Driver Disable from High	C _L = 15pF, S2 Closed, Figure	es 4, 6	•		25	50	ns
t _{PLH} , t _{PHL}	Receiver Input-to-Output Propagation Delay	C _L = 15pF, Figures 3, 7	LTC1686C/LTC1687C LTC1686I/LTC1687I	•	15 13	18.5 18.5	22 25	ns ns
t_{SQD}	Receiver Skew t _{PLH} - t _{PHL}	C _L = 15pF, Figures 3, 7	•			500		ps
t _{ZL}	Receiver Enable to Output Low	C _L = 15pF, S1 Closed, Figure	es 2, 8	•		25	50	ns
t _{ZH}	Receiver Enable to Output High	C _L = 15pF, S2 Closed, Figure	es 2, 8	•		25	50	ns
t_{LZ}	Receiver Disable from Low	C _L = 15pF, S1 Closed, Figures 2, 8		•		25	50	ns
t _{HZ}	Receiver Disable from High	C _L = 15pF, S2 Closed, Figures 2, 8		•		25	50	ns
	Maximum Receiver Input Rise/Fall Times	(Note 4)		•			2000	ns
t _{PKG-PKG}	Package-to-Package Skew	C _L = 15pF, Same Temperatu	re (Note 4)			1.5		ns

SWITCHING CHARACTERISTICS $V_{DD} = 5V$, unless otherwise noted (Notes 2, 3).

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
	Minimum Input Pulse Width	V _{DD} = 5V ±5% (Note 4)	LTC1686C/LTC1687C LTC1686I/LTC1687I	•		17 20	19.2 25	ns ns
	Maximum Data Rate	V _{DD} = 5V ±5% (Note 4)	LTC1686C/LTC1687C LTC1686I/LTC1687I	•	52 40	60 50		Mbps Mbps
	Maximum Input Frequency	V _{DD} = 5V ±5% (Note 4)	LTC1686C/LTC1687C LTC1686I/LTC1687I	•	26 20	30 25		MHz MHz

The ● denotes specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: All currents into the device pins are positive; all currents out of the device pins are negative.


Note 3: All typicals are given for $V_{DD} = 5V$, $T_A = 25$ °C.


Note 4: Guaranteed by design, but not tested.


Note 5: Short-circuit current does not represent output drive capability. When the output detects a short-circuit condition, output drive current is significantly reduced (from hundreds of mA to 20mA max) until the short is removed.


TYPICAL PERFORMANCE CHARACTERISTICS
















TYPICAL PERFORMANCE CHARACTERISTICS


Receiver Propagation Delay vs Temperature




Receiver Maximum Data Rate vs Input Overdrive




Driver Propagation Delay vs Temperature



Driver Propagation Delay vs Driver Input Voltage



Driver Propagation Delay vs Capacitive Load



PIN FUNCTIONS

LTC1686

 $\textbf{V}_{\textbf{DD}}$ (Pin 1): Positive Supply, 5V to $\pm 5\%.$ Bypass with $0.1 \mu F$ ceramic capacitor.

R (Pin 2): Receiver Output. If $A \ge B$ by 300mV, then R will be high. If $A \le B$ by 300mV, then R will be low.

D (**Pin 3**): Driver Input. Controls the states of the Y and Z outputs. Do not float.

GND (Pin 4): Ground.

Y (Pin 5): Noninverting Driver Output.

Z (Pin 6): Inverting Driver Output.

B (Pin 7): Inverting Receiver Input.

A (Pin 8): Noninverting Receiver Input.

LTC1687

NC (Pins 1, 8, 13): No Connection.

R (Pin 2): Receiver Output. If $A \ge B$ by 300mV, then R will be high. If $A \le B$ by 300mV, then R will be low.

 \overline{RE} (Pin 3): Receiver Enable. \overline{RE} = low enables the receiver. \overline{RE} = high forces receiver output into high impedance state. Do not float.

PIN FUNCTIONS

DE (Pin 4): Driver Enable. DE = high enables the driver. DE = low will force the driver output into a high impedance state. Do not float.

D (**Pin 5**): Driver Input. Controls the states of the Y and Z outputs when DE = high. Do not float.

GND (Pins 6, 7): Ground.

Y (Pin 9): Noninverting Driver Output.

Z (Pin 10): Inverting Driver Output.

B (Pin 11): Inverting Receiver Input.

A (Pin 12): Noninverting Receiver Input.

 V_{DD} (Pin 14): Positive Supply, 5V to $\pm 5\%$. Bypass with

 $0.1 \mu F$ ceramic capacitor.

FUNCTION TABLES (LTC1687)

Transmitting

	INPUTS		LINE	OUTI	PUTS
RE	DE	D	CONDITION	Z	Υ
Χ	1	1	No Fault	0	1
Χ	1	0	No Fault	1	0
Χ	0	Χ	X	Hi- Z	Hi- Z
Х	1	Х	Fault	±10mA Sou	

Receiving

INPUTS re de		A – B	OUTPUT R
0	Χ	≥ 300mV	1
0	Χ	≤-300mV	0
0	Χ	Inputs Open	1
0	Х	Inputs Shorted Together A = B = -7V to 12V	1
1	Х	Х	Hi- Z

TEST CIRCUITS




Figure 1. Driver DC Test Load




Figure 3. Driver/Receiver Timing Test Circuit




Figure 2. Driver DC Test Load




Figure 4. Driver Timing Test Load #2

SWITCHING TIME WAVEFORMS




Figure 5. Driver Propagation Delays




Figure 6. Driver Enable and Disable Times




Figure 7. Receiver Propagation Delays




Figure 8. Receiver Enable and Disable Times



EQUIVALENT INPUT NETWORKS




Figure 9. Input Thevenin Equivalent

APPLICATIONS INFORMATION

THEORY OF OPERATION

Unlike typical CMOS transceivers whose propagation delay can vary by as much as 500% from package to package and show significant temperature drift, the LTC1686/LTC1687 employ a novel architecture that produces a tightly controlled and temperature compensated propagation delay. The differential timing skew is also minimized between rising and falling output edges of the receiver output and the complementary driver outputs.

The precision timing features of the LTC1686/LTC1687 reduce overall system timing constraints by providing a narrow ± 3.5 ns window during which valid data appears at the receiver/driver output. The driver and receiver will have propagation delays that typically match to within 1ns.

In clocked data systems, the low skew minimizes duty cycle distortion of the clock signal. The LTC1686/LTC1687 can be used at data rates of 52Mbps with less than 5% duty cycle distortion (depending on cable length). When a clock signal is used to retime parallel data, the maximum recommended data transmission rate is 26Mbps to avoid timing errors due to clock distortion.

FAIL-SAFE FEATURES

The LTC1686/LTC1687 have a fail-safe feature that guarantees the receiver output to be in a logic HIGH state when the inputs are either shorted or left open (note that when inputs are left open, large external leakage currents might override the fail-safe circuitry). In order to maintain good

high frequency performance, it is necessary to slow down the transient response of the fail-safe feature. When a line fault is detected, the output will go HIGH typically in $2\mu s$. Note that the LTC1686/LTC1687 guarantee receiver fail-safe performance over the *entire* (-7V to 12V) common mode range!

When the inputs are accidentally shorted (by cutting through a cable, for example), the short circuit fail-safe feature will guarantee a high output logic level. Note also that if the line driver is removed and the ground terminated resistors are left in place, the receiver will see this as a "short" and output a logic HIGH. Both of these fail-safe features will keep the receiver from outputting false data pulses under line fault conditions.

Thermal shutdown and short-circuit protection prevent latchup damage to the LTC1686/LTC1687 during fault conditions.

OUTPUT SHORT-CIRCUIT PROTECTION

The LTC1686/LTC1687 employ voltage sensing short-circuit protection at the output terminals of both the driver and receiver. For a given input polarity, this circuitry determines what the correct output level should be. If the output level is different from the expected, it shuts off the big output devices. For example, if the driver input is >2V, it expects the "A" output to be >3.25V and the "B" output to be <1.75V. If the "A" output is subsequently shorted to a voltage below $V_{DD}/2$, this circuitry shuts off the big output devices and turns on a smaller device in its place

(the converse applies for the "B" output). The outputs then appear as ±10mA current sources. Note that under normal operation, the output drivers can sink/source >50mA. A time-out period of about 50ns is used in order to maintain normal high frequency operation, even under heavy capacitive loads.

If the cable is shorted at a large distance from the device outputs, it is possible for the short to go unnoticed at the driver outputs due to parasitic cable resistance. Additionally, when the cable is shorted, it no longer appears as a simple transmission line impedance, and the parasitic L's and C's might give rise to ringing and even oscillation. All these conditions disappear once the device comes out of short-circuit mode.

For cables with the typical RS485 termination (no DC bias on the cable, such as Figure 10), the LTC1686/LTC1687 will automatically come out of short-circuit mode once the physical short has been removed.

Cable Termination

The recommended cable termination for the LTC1686/LTC1687 is a single resistor across the two wires at each end of the twisted-pair line (see Figure 10). The LTC1687 can also be used with cable terminations with a DC bias (such as Fast-20 and Fast-40 differential SCSI terminators). When using a biased termination with the LTC1687, however, the DE pin must be held low for at least 200ns after the part has been powered up. This ensures proper start-up into the DC load of the biased termination. Furthermore, when the LTC1687 output is shorted, the DE pin

should be pulsed low for at least 200ns after the short has been removed. Since the LTC1686 driver is always enabled, the LTC1686 should only be used with single resistor termination, as shown in Figure 10.

HIGH SPEED TWISTED-PAIR TRANSMISSION

Data rates up to 52Mbps can be transmitted over 100 feet of category 5 twisted pair. Figure 10 shows the LTC1687 receiving differential data from another LTC1687 transceiver. Figure 11a shows a 26MHz (52Mbps) square wave propagated over 100 feet of category 5 UTP. Figure 11b shows a more stringent case of propagating a 20ns pulse over 100 feet of category 5 UTP. Figure 12 shows a 2MHz (4Mbps) square wave propagated over 1000 feet of category 5 unshielded twisted pair. Note that the LTC1686/ LTC1687 can still perform reliably at this distance and speed. Very inexpensive unshielded telephone grade twisted pair is shown in Figure 13. Despite the noticeable loss at the receiver input, the LTC1686/LTC1687 can still transfer at 30Mbps over 100 feet of telephone grade UTP. Note that under all these conditions, the LTC1686/LTC1687 can pass through a single data pulse equal to the inverse of the data rate (e.g., 20ns for 50Mbps data rate).

TRANSMISSION OVER LONG DISTANCES

1Mbps Over 4000 Feet Category 5 UTP

The LTC1685/LTC1686/LTC1687 family of high speed transceivers is capable of 1Mbps transmission over 4000 feet of category 5 UTP. High quality cable provides lower




Figure 10






Figure 11a. 100 Feet of Category 5 UTP: 50Mbps




Figure 11b. 100 Feet of Category 5 UTP: 20ns Pulse




Figure 12. 1000 Feet of Category 5 UTP: 4Mbps

DC and AC attenuation over long distances. Figure 14a shows a $1\mu s$ pulse propagated down 4000 feet of category 5 UTP. Notice the significant attenuation at the receiver input and the clean pulse at the receiver output. The DC attenuation is due to the parasitic resistance of the cable. Figure 14b shows a 1Mbps square wave over the same 4000 feet of cable.




Figure 13. 100 Feet of Telephone Grade UTP: 30Mbps




Figure 14a. 4000 Feet of Category 5 UTP 1 μs Pulse




Figure 14b. 4000 Feet of Category 5 UTP 1Mbps Square Wave

1.6Mbps Over 8000 Feet (1.5 Miles) Category 5 UTP Using Repeaters

The LTC1686/LTC1687 can be used as repeaters to extend the effective length of a high speed twisted-pair line. Figure 15a shows a three repeater configuration using 2000 feet segments of category 5 UTP. Figure 15b shows the




Figure 15a. 1.6Mbps, 8000 Feet (1.5 Miles) Using Three Repeaters




Figure 15b. 1.6Mbps Pulse and Square Wave Signals Over 8000 Feet Category 5 UTP Using Three Repeaters




Figure 16. Intermediate Signals of a $1\mu s$ Pulse

propagation of a 600ns pulse through the network of Figure 15A. The bottom two traces show a 1.6Mbps square wave. Notice that the duty cycle does not noticeably degrade. For the case of the single pulse, however, there is a slight degradation of the pulse width.

By slowing down the data rate slightly to 1Mbps, one can obtain minimal pulse width degradation as the signal traverses through the repeater network. Figure 16 shows that the output pulse (bottom trace) is nearly the same width to the input pulse (top trace). The middle three traces of Figure 16 show the signal at the end of each of the first three 2000 feet sections of category 5 UTP. Notice how the LTC1687 repeaters are able to regenerate the signal with little loss. This implies that we can cascade more repeater networks and potentially achieve 1Mbps operation at total distances of over 10,000 feet! A higher data rate can be achieved if the repeaters are spaced closer together.

HIGH SPEED BACKPLANE TRANSMISSION

The LTC1686/LTC1687 can also be used in backplane point-to-point transceiver applications, where the user wants to assure operation even when the common mode

goes above or below the rails. It is advisable to terminate the PC traces when approaching maximum speeds. Since the LTC1686/LTC1687 are not intended to drive parallel terminated cables with characteristic impedances much less than that of twisted pair, both ends of the PC trace must be series terminated with the characteristic impedance of the trace. For best results, the signal should be routed differentially. The true and complement outputs of the LTC1686/LTC1687 should be routed on adjacent lavers of the PC board. The two traces should be routed very symmetrically, minimizing and equalizing parasitics to nearby signal and power/ground layers. For single-ended transmission, route the series terminated single-ended trace over an adjacent ground plane. Then set the (bypassed) negative input of the receiver to roughly 2.5V. Note that single-ended operation might not reach maximum speeds.

LAYOUT CONSIDERATIONS

A ground plane is recommended when using high frequency devices like the LTC1686/LTC1687. A $0.1\mu F$ ceramic bypass capacitor less than 0.25 inch away from the V_{DD} pin is also recommended.




Long traces bounded by a V_{DD} and/or GND planes can add substantial parasitic capacitance. Parasitic capacitances on the receiver/driver outputs can also unduly slow down both the propagation delay and the rise/fall times.

The receiver inputs are high bandwidth and high impedance. If they are left floating, any capacitive coupling from any other signal can cause a glitch at the receiver output. Thus, if the receiver is not being used, it is advisable to always ground at least one of the two receiver input pins.


PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150)

(LTC DWG # 05-08-1610)



S Package 14-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC490	Low Power RS485 Full-Duplex Transceiver	I _{CC} = 300μA (Typ), SO-8 Package
LTC491	Low Power RS485 Full-Duplex Transceiver	I _{CC} = 300μA (Typ), 14-Lead SO Package
LTC1518	High Speed Quad RS485 Receiver	52Mbps, Pin Compatible with LTC488
LTC1519	High Speed Quad RS485 Receiver	52Mbps, Pin Compatible with LTC489
LTC1520	High Speed Quad Differential Receiver	52Mbps, ±100mV Threshold, Rail-to-Rail Common Mode
LTC1685	High Speed RS485 Transceiver	52Mbps, Pin Compatible with LTC485