

ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\pm 18\text{V}$
 – Input Current (Pin 13) $\pm 15\text{mA}$
 +Input and Control/Logic Current (Note 1) $\pm 50\text{mA}$
 Output Short-Circuit Duration (Note 2) Continuous
 Specified Temperature Range (Note 3) 0°C to 70°C

Operating Temperature Range -40°C to 85°C
 Storage Temperature Range -65°C to 150°C
 Junction Temperature (Note 4) 150°C
 Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION

TOP VIEW	ORDER PART NUMBER	TOP VIEW	ORDER PART NUMBER
N PACKAGE 16-LEAD PDIP $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 70^{\circ}\text{C/W}$	LT1204CN*	SW PACKAGE 16-LEAD PLASTIC SO $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 90^{\circ}\text{C/W}$	LT1204CSW*
	*See Note 3		*See Note 3

Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS

$0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $\pm 5\text{V} \leq V_S \leq \pm 15\text{V}$, $V_{CM} = 0\text{V}$, Pin 8 grounded and pulse tested unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	Any Positive Input, $T_A = 25^{\circ}\text{C}$		5	14	mV
					16	mV
	Offset Matching	Between Any Positive Input, $V_S = \pm 15\text{V}$		0.5	5	mV
	Input Offset Voltage Drift	Any Positive Input		40		$\mu\text{V}/^{\circ}\text{C}$
I_{IN}^{+}	Positive Input Bias Current	Any Positive Input, $T_A = 25^{\circ}\text{C}$		3	8	μA
					10	μA
I_{IN}^{-}	Negative Input Bias Current	$T_A = 25^{\circ}\text{C}$		± 20	± 100	μA
					± 150	μA
e_n	Input Noise Voltage	$f = 1\text{kHz}$, $R_F = 1\text{k}$, $R_G = 10\Omega$, $R_S = 0\Omega$		7		$\text{nV}/\sqrt{\text{Hz}}$
$+i_n$	Noninverting Input Noise Current Density	$f = 1\text{kHz}$		1.5		$\text{pA}/\sqrt{\text{Hz}}$
$-i_n$	Inverting Input Noise Current Density	$f = 1\text{kHz}$		40		$\text{pA}/\sqrt{\text{Hz}}$
C_{IN}	Input Capacitance	Input Selected Input Deselected		3.0 3.5		pF pF
C_{OUT}	Output Capacitance	Disabled, Pin 11 Voltage = 0V		8		pF
R_{IN}	Positive Input Resistance, Any Positive Input	$V_S = \pm 5\text{V}$, $V_{IN} = -1.5\text{V}$, 2V , $T_A = 25^{\circ}\text{C}$	5	20		$\text{M}\Omega$
		$V_S = \pm 15\text{V}$, $V_{IN} = \pm 5\text{V}$	4	20		$\text{M}\Omega$

ELECTRICAL CHARACTERISTICS

$0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $\pm 5\text{V} \leq V_S \leq \pm 15\text{V}$, $V_{CM} = 0\text{V}$, Pin 8 grounded and pulse tested unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Input Voltage Range, Any Positive Input	$V_S = \pm 5\text{V}$, $T_A = 25^{\circ}\text{C}$	2.0	2.5		V
			-1.5	-2.0		V
		$V_S = \pm 15\text{V}$	±5.0	±6.0		V
		$V_S = \pm 15\text{V}$, Pin 8 Voltage = -5V	3.75	4.0		V
CMRR	Common Mode Rejection Ratio	$V_S = \pm 5\text{V}$, $V_{CM} = -1.5\text{V}$, 2V , $T_A = 25^{\circ}\text{C}$	48	55		dB
		$V_S = \pm 15\text{V}$, $V_{CM} = \pm 5\text{V}$	48	58		dB
	Negative Input Current Common Mode Rejection	$V_S = \pm 5\text{V}$, $V_{CM} = -1.5\text{V}$, 2V , $T_A = 25^{\circ}\text{C}$		0.05	1	μA/V
		$V_S = \pm 15\text{V}$, $V_{CM} = \pm 5\text{V}$		0.05	1	μA/V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5\text{V}$ to $\pm 15\text{V}$	60	76		dB
	Negative Input Current Power Supply Rejection	$V_S = \pm 4.5\text{V}$ to $\pm 15\text{V}$		0.5	5	μA/V
A _{VOL}	Large-Signal Voltage Gain	$V_S = \pm 15\text{V}$, $V_{OUT} = \pm 10\text{V}$, $R_L = 1\text{k}$	57	73		dB
		$V_S = \pm 5\text{V}$, $V_{OUT} = \pm 2\text{V}$, $R_L = 150\Omega$	57	66		dB
R _{OL}	Transresistance $\Delta V_O / \Delta I_{IN-}$	$V_S = \pm 15\text{V}$, $V_{OUT} = \pm 10\text{V}$, $R_L = 1\text{k}$	115	310		kΩ
		$V_S = \pm 5\text{V}$, $V_{OUT} = \pm 2\text{V}$, $R_L = 150\Omega$	115	210		kΩ
V _{OUT}	Output Voltage Swing	$V_S = \pm 15\text{V}$, $R_L = 400\Omega$, $T_A = 25^{\circ}\text{C}$	±12	±13.5		V
			±10			V
		$V_S = \pm 5\text{V}$, $R_L = 150\Omega$, $T_A = 25^{\circ}\text{C}$	±3.0	±3.7		V
			±2.5			V
I _{OUT}	Output Current	$R_L = 0\Omega$, $T_A = 25^{\circ}\text{C}$	35	55	125	mA
I _S	Supply Current (Note 5)	Pin 11 = 5V		19	24	mA
		Pin 11 = 0V		19	24	mA
		Pin 12 = 0V		1.5	3.5	mA
	Disabled Output Resistance	$V_S = \pm 15\text{V}$, Pin 11 = 0V, $V_O = \pm 5\text{V}$, $R_F = R_G = 1\text{k}$	14	25		kΩ
		$V_S = \pm 15\text{V}$, Pin 11 = 0V, $V_O = \pm 5\text{V}$, $R_F = 2\text{k}$, $R_G = 222\Omega$	8	20		kΩ

DIGITAL INPUT CHARACTERISTICS

$0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_S = \pm 15\text{V}$, $R_F = 2\text{k}$, $R_G = 220\Omega$, $R_L = 400\Omega$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{IL}	Input Low Voltage	Pins 9, 10, 11, 12			0.8	V
V _{IH}	Input High Voltage	Pins 9, 10, 11, 12	2			V
I _{IL}	Input Low Current	Pins 9, 10 Voltage = 0V		1.5	6	μA
I _{IH}	Input High Current	Pins 9, 10 Voltage = 5V		10	150	nA
	Enable Low Input Current	Pin 11 Voltage = 0V		4.5	15	μA
	Enable High Input Current	Pin 11 Voltage = 5V		200	300	μA
I _{SHDN}	Shutdown Input Current	Pin 12 Voltage $0\text{V} \leq V_{SHDN} \leq 5\text{V}$		20	80	μA
t _{sel}	Channel-to-Channel Select Time (Note 6)	Pin 8 Voltage = -5V, $T_A = 25^{\circ}\text{C}$		120	240	ns
t _{dis}	Disable Time (Note 7)	Pin 8 Voltage = -5V, $T_A = 25^{\circ}\text{C}$		40	100	ns
t _{en}	Enable Time (Note 8)	Pin 8 Voltage = -5V, $T_A = 25^{\circ}\text{C}$		110	200	ns
t _{SHDN}	Shutdown Assert or Release Time (Note 9)	Pin 8 Voltage = -5V, $T_A = 25^{\circ}\text{C}$		1.4	10	μs

AC CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $R_F = R_G = 1\text{k}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t_r, t_f	Small-Signal Rise and Fall Time	$R_L = 150\Omega$, $V_{OUT} = \pm 125\text{mV}$		5.6		ns
SR	Slew Rate (Note 10)	$R_L = 400\Omega$	400	1000		V/ μs
	Channel Select Output Transient	All $V_{IN} = 0\text{V}$, $R_L = 400\Omega$, Input Referred		40		mV
t_s	Settling Time	0.1%, $V_{OUT} = 10\text{V}$, $R_L = 1\text{k}$		70		ns
	All Hostile Crosstalk (Note 11)	SO PCB #028, $R_L = 100\Omega$, $R_S = 10\Omega$		92		dB
	Disable Crosstalk (Note 11)	SO PCB #028, Pin 11 Voltage = 0V, $R_L = 100\Omega$, $R_S = 50\Omega$		95		dB
	Shutdown Crosstalk (Note 11)	SO PCB #028, Pin 12 Voltage = 0V, $R_L = 100\Omega$, $R_S = 50\Omega$		92		dB
	All Hostile Crosstalk (Note 11)	PDIP PCB #029, $R_L = 100\Omega$, $R_S = 10\Omega$		76		dB
	Disable Crosstalk (Note 11)	PDIP PCB #029, Pin 11 Voltage = 0V, $R_L = 100\Omega$, $R_S = 50\Omega$		81		dB
	Shutdown Crosstalk (Note 11)	PDIP PCB #029, Pin 12 Voltage = 0V, $R_L = 100\Omega$, $R_S = 50\Omega$		76		dB
	Differential Gain (Note 12)	$V_S = \pm 15\text{V}$, $R_L = 150\Omega$		0.04		%
		$V_S = \pm 5\text{V}$, $R_L = 150\Omega$		0.04		%
	Differential Phase (Note 12)	$V_S = \pm 15\text{V}$, $R_L = 150\Omega$		0.06		DEG
		$V_S = \pm 5\text{V}$, $R_L = 150\Omega$		0.12		DEG

The ● denotes specifications which apply over the specified operating temperature range.

Note 1: Analog and digital inputs (Pins 1, 3, 5, 7, 9, 10, 11 and 12) are protected against ESD and overvoltage with internal SCRs. For inputs $< \pm 6\text{V}$ the SCR will not fire, voltages above 6V will fire the SCRs and the DC current should be limited to 50mA. To turn off the SCR the pin voltage must be reduced to less than 2V or the current reduced to less than 10mA.

Note 2: A heat sink may be required depending on the power supply voltage.

Note 3: Commercial grade parts are designed to operate over the temperature range of -40°C to 85°C but are neither tested nor guaranteed beyond 0°C to 70°C . Industrial grade parts specified and tested over -40°C to 85°C are available on special request. Consult factory.

Note 4: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formulas:

$$\text{LT1204CN: } T_J = T_A + (P_D)(70^\circ\text{C/W})$$

$$\text{LT1204CS: } T_J = T_A + (P_D)(90^\circ\text{C/W})$$

Note 5: The supply current of the LT1204 has a negative temperature coefficient. For more information see Typical Performance Characteristics.

Note 6: Apply 0.5V DC to Pin 1 and measure the time for the appearance of 5V at Pin 15 when Pin 9 goes from 5V to 0V. Pin 10 Voltage = 0V. Apply 0.5V DC to Pin 3 and measure the time for the appearance of 5V at Pin 15 when Pin 9 goes from 0V to 5V. Pin 10 Voltage = 0V. Apply 0.5V DC to Pin 5 and measure the time for the

appearance of 5V at Pin 15 when Pin 9 goes from 5V to 0V. Pin 10 Voltage = 5V. Apply 0.5V DC to Pin 7 and measure the time for the appearance of 5V at Pin 15 when Pin 9 goes from 0V to 5V. Pin 10 Voltage = 5V.

Note 7: Apply 0.5V DC to Pin 1 and measure the time for the disappearance of 5V at Pin 15 when Pin 11 goes from 5V to 0V. Pins 9 and 10 are at 0V.

Note 8: Apply 0.5V DC to Pin 1 and measure the time for the appearance of 5V at Pin 15 when Pin 11 goes from 0V to 5V. Pins 9 and 10 are at 0V. Above a 1MHz toggle rate, t_{en} reduces.

Note 9: Apply 0.5V DC at Pin 1 and measure the time for the appearance of 5V at Pin 15 when Pin 12 goes from 0V to 5V. Pins 9 and 10 are at 0V. Then measure the time for the disappearance of 5V DC to 500mV at Pin 15 when Pin 12 goes from 5V to 0V.

Note 10: Slew rate is measured at $\pm 5\text{V}$ on a $\pm 10\text{V}$ output signal while operating on $\pm 15\text{V}$ supplies with $R_F = 2\text{k}$, $R_G = 220\Omega$ and $R_L = 400\Omega$.

Note 11: $V_{IN} = 0\text{dBm}$ ($0.223\text{V}_{\text{RMS}}$) at 10MHz on any 3 inputs with the 4th input selected. For Disable crosstalk and Shutdown crosstalk all 4 inputs are driven simultaneously. A 6dB output attenuator is formed by a 50 Ω series output resistor and the 50 Ω input impedance of the HP4195A Network Analyzer. $R_F = R_G = 1\text{k}$.

Note 12: Differential Gain and Phase are measured using a Tektronix TSG120 YC/NTSC signal generator and a Tektronix 1780R Video Measurement Set. The resolution of this equipment is 0.1% and 0.1°. Five identical MUXs were cascaded giving an effective resolution of 0.02% and 0.02°.

TYPICAL AC PERFORMANCE







Measurements taken from SO Demonstration Board #028.

V_S (V)	A_V	R_L (Ω)	R_F (Ω)	R_G (Ω)	SMALL SIGNAL – 3dB BW (MHz)	SMALL SIGNAL 0.1dB BW (MHz)	SMALL SIGNAL PEAKING (dB)
± 15	1	150 1k	1.1k	None	88.5	48.3	0.1
			1.6k	None	95.6	65.8	0
± 12	1	150 1k	976	None	82.6	49.1	0.1
			1.3k	None	90.2	63.6	0.1
± 5	1	150 1k	665	None	65.5	43.6	0.1
			866	None	68.2	42.1	0.1
± 15	2	150 1k	787	787	75.7	45.8	0
			887	887	82.2	61.3	0.1
± 12	2	150 1k	750	750	71.9	45.0	0
			845	845	77.5	52.1	0
$\pm 5V$	2	150 1k	590	590	58.0	32.4	0
			649	649	62.1	42.7	0.1
± 15	10	150 1k	866	95.3	44.3	28.7	0.1
			1k	110	47.4	30.9	0.1
± 12	10	150 1k	825	90.9	43.5	27.2	0
			931	100	46.3	32.1	0.1
± 5	10	150 1k	665	73.2	37.2	22.1	0
			750	82.5	39.3	27.8	0.1

TRUTH TABLE


A1	A0	ENABLE	SHUTDOWN	CHANNEL SELECTED
0	0	1	1	V_{IN0}
0	1	1	1	V_{IN1}
1	0	1	1	V_{IN2}
1	1	1	1	V_{IN3}
X	X	0	1	High Z Output
X	X	X	0	Off

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS

Maximum Undistorted Output vs Frequency




1204 G07

Maximum Capacitive Load vs Feedback Resistor




1204 G08


Total Harmonic Distortion vs Frequency



1204 G09


 $\pm 15V$ All Hostile Crosstalk vs Frequency

1204 G10

 $\pm 5V$ All Hostile Crosstalk vs Frequency


1204 G11

All Hostile Crosstalk vs Frequency, Various Source Resistance




1204 G12

Disable and Shutdown Crosstalk vs Frequency




1204 G13

Spot Noise Voltage and Current vs Frequency



1204 G14


Amplifier Output Impedance vs Frequency



1204 G15


TYPICAL PERFORMANCE CHARACTERISTICS

Output Disable V-I Characteristic




1204 G16

Disabled Output Impedance vs Frequency




1204 G17

Maximum Channel Switching Rate vs Pin 8 Voltage




1204 G18

Input Voltage Range vs Pin 8 Voltage




1204 G19

Input Voltage Range vs Supply Voltage




1204 G20

Power Supply Rejection vs Frequency




1204 G21

Output Saturation Voltage vs Temperature




1204 G22

Output Short-Circuit Current vs Temperature



1204 G23


Settling Time to 10mV vs Output Step



1204 G24


TYPICAL PERFORMANCE CHARACTERISTICS

Settling Time to 1mV
vs Output Step




1205 G25

Enabled Supply Current
vs Supply Voltage



1204 G26

Disabled and Shutdown Supply
Current vs Supply Voltage



1204 G27

APPLICATIONS INFORMATION

Logic Inputs

The logic inputs of the LT1204 are compatible with all 5V logic. All pins have ESD protection ($>2\text{kV}$), and shorting them to 12V or 15V will cause excessive currents to flow. Limit the current to less than 50mA when driving the logic above 6V.

Power Supplies

The LT1204 will operate from $\pm 5\text{V}$ (10V total) to $\pm 15\text{V}$ (30V total) and is specified over this range. It is not necessary to use equal value supplies, however, the offset voltage and inverting input bias current will change. The offset voltage changes about $600\mu\text{V}$ per volt of supply mismatch. The inverting bias current changes about $2.5\mu\text{A}$ per volt of supply mismatch. The power supplies should be bypassed with quality tantalum capacitors.


Feedback Resistor Selection

The small-signal bandwidth of the LT1204 is set by the external feedback resistors and internal junction capacitors. As a result the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed-loop gain and the load resistor. These effects are outlined in the resistor selection guide of the Typical AC Performance table. Bandwidths range as high as 95MHz and are

specified over a very wide range of conditions. An advantage of the current feedback topology used in the LT1204 is well-controlled frequency response. In all cases of the performance table, the peaking is 0.1dB or less. If more peaking can be tolerated, larger bandwidths can be obtained by lowering the feedback resistor. For gains of 2 or less, the 0.1dB bandwidth is greater than 30MHz for all loads and supply voltages.

At high gains (low values of R_G) the disabled output resistance drops slightly due to loading of the internal buffer amplifier as discussed in Multiplexer Expansion.

Small-Signal Rise Time, $A_V = 2$



$V_S = \pm 15\text{V}$ $R_F = 1\text{k}$
 $R_L = 150\Omega$ $R_G = 1\text{k}$

1204 A101

APPLICATIONS INFORMATION

Capacitance on the Inverting Input

Current feedback amplifiers require resistive feedback from the output to the inverting input for stable operation. Take care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response and overshoot in the transient response.

Capacitive Loads

The LT1204 can drive capacitive loads directly when the proper value of feedback resistor is used. The graph of Maximum Capacitive Load vs Feedback Resistor should be used to select the appropriate value. The value shown is for 5dB peaking when driving a 1k load at a gain of 2. This is a worst-case condition. The amplifier is more stable at higher gains and driving heavier loads. Alternatively, a small resistor (10Ω to 20Ω) can be put in series with the output to isolate the capacitive load from the amplifier output. This has the advantage that the amplifier bandwidth is only reduced when the capacitive load is present. The disadvantage is that the gain is a function of load resistance.


Slew Rate

The slew rate of the current feedback amplifier on the LT1204 is not independent of the amplifier gain the way slew rate is in a traditional op amp. This is because both the input and the output stage have slew rate limitations. In high gain settings the signal amplitude between the negative input and any driven positive input is small and the overall slew rate is that of the output stage. For gains less than 10, the overall slew rate is limited by the input stage.

The input slew rate of the LT1204 is approximately $135\text{V}/\mu\text{s}$ and is set by internal currents and capacitances. The output slew rate is set by the value of the feedback resistors and the internal capacitances. At a gain of 10 with a 1k feedback resistor and ± 15 supplies, the output slew rate is typically $1000\text{V}/\mu\text{s}$. Larger feedback resistors will reduce the slew rate as will lower supply voltages, similar to the way the bandwidth is reduced.

The graph, Maximum Undistorted Output vs Frequency, relates the slew rate limitations to sinusoidal inputs for various gain configurations.


Large-Signal Transient Response



$V_S = \pm 15\text{V}$ $R_F = 1\text{k}$
 $A_V = 2$ $R_G = 1\text{k}$
 $R_L = 400\Omega$

1204 A102

Large-Signal Transient Response



$V_S = \pm 15\text{V}$ $R_F = 910\Omega$
 $A_V = 10$ $R_G = 100\Omega$
 $R_L = 400\Omega$

1204 A103


Switching Characteristics and Pin 8

Switching between channels is a “make-before-break” condition where both inputs are on momentarily. The buffers isolate the inputs when the “make-before-break” switching occurs. The input with the largest positive voltage determines the output level. If both inputs are equal, there is only a 40mV error at the input of the CFA during the transition. The reference adjust (Pin 8) allows the user to trade off positive input voltage range for switching time. For example, on $\pm 15\text{V}$ supplies, setting the voltage on Pin 8 to -6.8V reduces the switching transient to a 50ns duration, and reduces the positive input range from 6V to 2.35V. The negative input range remains unchanged at -6V . When switching video “in picture,” this short transient is imperceptible even on high quality


APPLICATIONS INFORMATION

monitors. The reference pin has no effect when the LT1204 is operating on $\pm 5\text{V}$, and should be grounded. On supply voltages above $\pm 8\text{V}$, the range of voltages for Pin 8 should be between -6.5V and -7.5V . Reducing Pin 8 voltage below -7.5V turns “on” the “off” tee switch, and the isolation between channels is lost.

Channel-to-Channel Switching




Transient at Input Buffer



Competitive video multiplexers built in CMOS are bidirectional and suffer from poor output-to-input isolation and cause transients to feed to the inputs. CMOS MUXs have been built with “break-before-make” switches to eliminate the talking between channels, but these suffer from output glitches large enough to interfere with sync circuitry. Multiplexers built on older bipolar processes that switch lateral PNP transistors take several microseconds to settle and blur the transition between pictures.

Competitive MUXs



Crosstalk

The crosstalk, or more accurately all hostile crosstalk, is measured by driving a signal into any three of the four inputs and selecting the 4th input with the logic control. This 4th input is either shorted to ground or terminated in an impedance. All hostile crosstalk is defined as the ratio in decibel of the signal at the output of the CFA to the signal on the three driven inputs, and is input-referred. Disable crosstalk is measured with all four inputs driven and the part disabled. Crosstalk is critical in many applications where video multiplexers are used. In professional video systems, a crosstalk figure of -72dB is a desirable specification.

The key to the outstanding crosstalk performance of the LT1204 is the use of tee switches (see Figure 1). When the tee switch is on (Q2 off) Q1 and Q3 are a pair of emitter followers with excellent AC response for driving the CFA.





Figure 1. Tee Switch

APPLICATIONS INFORMATION


When the decoder turns off the tee switch (Q2 on) the emitter base junctions of Q1 and Q3 become reverse-biased while Q2 emitter absorbs current from I_1 . Not only do the reverse-biased emitter base junctions provide good isolation, but any signal at V_{IN0} coupling to Q1 emitter is further attenuated by the shunt impedance of Q2 emitter. Current from I_2 is routed to any on switch.

Crosstalk performance is a strong function of the IC package, the PC board layout as well as the IC design. The die layout utilizes grounds between each input to isolate adjacent channels, while the output and feedback pins are on opposite sides of the die from the input. The layout of a PC board that is capable of providing -90dB all hostile crosstalk at 10MHz is not trivial. That level corresponds to a $30\mu\text{V}$ output below a 1V input at 10MHz . A demonstration board has been fabricated to show the component and ground placement required to attain these crosstalk num-

bers. A graph of all hostile crosstalk for both the PDIP and SO packages is shown. It has been found empirically from these PC boards that capacitive coupling across the package of greater than 3fF (0.003pF) will diminish the rejection, and it is recommended that this proven layout be copied into designs. The key to the success of the SO PC board #028 is the use of a ground plane guard around Pin 13, the feedback pin.




PDIP PC Board #029, Component Side



APPLICATIONS INFORMATION


SOL PC Board #028, Component Side




1204 A108

APPLICATIONS INFORMATION


Demonstration PC Board Schematic



All Hostile Crosstalk Test Setup*



Alternate All Hostile Crosstalk Setup*




APPLICATIONS INFORMATION


Multiplexer Expansion Pin 11 and Pin 12

To expand the number of MUX inputs, LT1204s can be paralleled by shorting their outputs together. The multiplexer disable logic has been designed to prevent shoot-through current when two or more amplifiers have their outputs shorted together. (Shoot-through current is a spike of power supply current caused by both amplifiers being on at once.)

Monitoring Supply Current Spikes



Timing and Supply Current Waveforms



The multiplexer uses a circuit to ensure the disabled amplifiers do not load or alter the cable termination. When the LT1204 is disabled (Pin 11 low) the output stage is turned off and an active buffer senses the output and drives the feedback pin to the CFA (Figure 2). This bootstraps the feedback resistors and raises the true output impedance of the circuit. For the condition where $R_F = R_G = 1k$, the Disable Output Resistance is typically raised to 25k and drops to 20k for $A_V = 10$, $R_F = 2k$ and $R_G = 222\Omega$ due to loading of the feedback buffer. Operating the Disable feature with $R_G < 100\Omega$ is not recommended.




Figure 2. Active Buffer Drives FB Pin 13

A shutdown feature (Pin 12 low) reduces the supply current to 1.5mA and lowers the power dissipation when the LT1204 is not in use. If the part is shut down, the bootstrapping is inoperative and the feedback resistors will load the output. If the CFA is operated at a gain of +1, however, the feedback resistor will not load the output even in shutdown because there is no resistive path to ground, but there will be a -6dB loss through the cable system.


A frequency response plot shows the effect of using the disable feature versus using the shutdown feature. In this example four LT1204s were connected together at their outputs forming a 16-to-1 MUX. The plot shows the effect of the bootstrapping circuit that eliminates the

APPLICATIONS INFORMATION


improper cable termination due to feedback resistors loading the cable.

The limit to the number of expanded inputs is set by the acceptable error budget of the system.

16-to-1 MUX Response Using Disable vs Shutdown



16-to-1 Multiplexer All Hostile Crosstalk



For a 64-to-1 MUX we need sixteen LT1204s. The equivalent load resistance due to the feedback resistor R_{EQ} in Disable is $25k/15 = 1.67k$. See Figure 3.

$$V_O = \frac{75R_{EQ}}{75(75) + 150R_{EQ}}, V_O = 0.489V$$

This voltage represents a 2.1% loading error. If the shutdown feature is used instead of the disable feature, then the LT1204 could expand to only an 8-to-1 MUX for the same error.

As a practical matter the gain error at frequency is also set by capacitive loading. The disabled output capacitance of the LT1204 is about 8pF, and in the case of sixteen LT1204s, it would represent a 128pF load. The combination of 1.67k and 128pF correspond to about a 0.3dB roll-off at 5MHz.





Figure 3. Equivalent Loading Schematic

TYPICAL APPLICATIONS

Programmable Gain Amplifier (PGA)

Two LT1204s and seven resistors make a Programmable Gain Amplifier with a 128-to-1 gain range. The gain is proportional to 2^N where N is the 3-bit binary value of the select logic. An input attenuator alters the input signal

Programmable Gain Amplifier Accepts Inputs
from 62.5mV_{p-p} to 8V_{p-p}




by 1, 0.5, 0.25 and 0.125 to form an amplifier with a gain of 16, 8, 4, 2, when LT1204 #1 is selected. LT1204 #2 is connected to the same attenuator. When enabled (LT1204 #1 disabled), it results in gain of 1, 0.5, 0.25 and 0.125. The wide input common mode range of the LT1204 is needed to accept inputs of 8V_{p-p}.

4-Input Differential Receiver


LT1204s can be connected inverting and noninverting as shown to make a 4-input differential receiver. The receiver can be used to convert differential signals sent over a low cost twisted pair to a single-ended output or used in video loop-thru connections. The logic inputs A0 and A1 are tied together because the same channels are selected on each LT1204. By using the Disable feature, the number of differential inputs can be increased by adding pairs of LT1204s and tying the outputs of the noninverting LT1204s (#1) together. Switching transients are reduced in this receiver because the transient from LT1204 #2 subtracted from the transient of LT1204 #1.

4-Input Differential Receiver




TYPICAL APPLICATIONS

Differential Receiver Switching Waveforms



Differential Receiver Response




4-Input Twisted-Pair Driver


It is possible to send and receive color composite video signals appreciable distances on a low cost twisted pair. The cost advantage of this technique is significant. Standard 75Ω RG-59/U coaxial cable cost between 25¢ and 50¢ per foot. PVC twisted pair is only pennies per foot. Differential signal transmission resists noise because the interference is present as a common mode signal. The LT1204 can select one of four video cameras for instance,

and drive the video signal on to the twisted pair. The circuit uses an LT1227 current feedback amplifier connected with a gain of -2 , and an LT1204 with a gain of 2. The 47Ω resistors back-terminate the low cost cable in its characteristic impedance to prevent reflections. The receiver for the differential signal is an LT1193 connected for a gain of 2. Resistors R1, R2 and capacitors C1, C2 are used for cable compensation for loss through the twisted pair. Alternately, a pair of LT1204s can be used to perform the differential to single-ended conversion.

Multiburst Pattern Passed Through 1000 Feet of Twisted Pair, No Cable Compensation




Multiburst Pattern Passed Through 1000 Feet of Twisted Pair, with Cable Compensation



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.


N Package 16-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

N16 1197

SW Package 16-Lead Plastic Small Outline (Wide 0.300) (LTC DWG # 05-08-1620)



NOTE:
1. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS


*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

S16 (WIDE) 0396

TYPICAL APPLICATION

4-Input Twisted-Pair Driver/Receiver



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1203/LT1205	150MHz Video Multiplexer	High Speed, but No Cable Driving
LT1259/LT1260	Dual and Triple Current Feedback Amplifiers	Low Cost, with Shutdown
LT1675	RGB Multiplexer with Current Feedback Amplifiers	Very High Speed, Pixel Switching