Contents L6388E

Contents


1	Block diagram	. 3
2	Electrical data	. 4
	2.1 Absolute maximum ratings	. 4
	2.2 Thermal data	. 4
	2.3 Recommended operating conditions	. 4
3	Pin connection	. 5
4	Electrical characteristics	. 6
	4.1 AC operation	. 6
	4.2 DC operation	. 6
5	Waveform definitions	. 8
6	Input logic	. 9
7	Bootstrap driver	. 9
	C _{BOOT} selection and charging	. 9
8	Typical characteristics	11
9	Package information	13
	9.1 DIP-8 package information	13
	9.2 SO-8 package information	15
10	Order codes	16
11	Revision history	17



L6388E **Block diagram**

Block diagram

Figure 1. Block diagram



Electrical data L6388E

2 Electrical data

2.1 Absolute maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Val	Unit	
Symbol	Farameter	Min.	Max.	Onit
V _{OUT}	Output voltage	V _{BOOT} -18	V _{BOOT}	V
V _{CC}	Supply voltage	- 0.3	18	V
V _{BOOT}	Floating supply voltage	- 0.3	618	V
V _{hvg}	High-side gate output voltage	V _{OUT} -0.3	V _{BOOT}	V
V _{Ivg}	Low-side gate output voltage	-0.3	V _{CC} +0.3	V
V _i	Logic input voltage	-0.3	V _{CC} +0.3	V
dV _{OUT} /dt	Allowed output slew rate		50	V/ns
P _{tot}	Total power dissipation (T _J = 85 °C)	750	750	mW
Tj	Junction temperature	150	150	°C
T _s	Storage temperature	-50	150	°C
ESD	Human body model	2	2	kV

2.2 Thermal data

Table 2. Thermal data

Symbol	Parameter	SO-8	DIP-8	Unit
R _{th(JA)}	Thermal resistance junction to ambient	150	100	°C/W

2.3 Recommended operating conditions

Table 3. Recommended operating conditions

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{OUT}	6	Output voltage		(1)		580	V
V _{BS} ⁽²⁾	8	Floating supply voltage		(1)		17	V
f _{sw}		Switching frequency	HVG, LVG load C _L = 1 nF			400	kHz
V _{CC}	3	Supply voltage				17	٧
T _J		Junction temperature		-45		125	°C

^{1.} If the condition V_{BOOT} - V_{OUT} < 18 V is guaranteed, V_{OUT} can range from -3 to 580 V.

577

^{2.} $V_{BS} = V_{BOOT} - V_{OUT}$

L6388E Pin connection

3 Pin connection

Figure 2.Pin connection (top view)




Table 4. Pin description

No.	Pin	Туре	Function	
1	LIN	I	Low-side driver logic input	
2	HIN	I	High-side driver logic input	
3	3 V _{CC} P Low-voltage power supply		Low-voltage power supply	
4	GND	Р	Ground	
5	LVG ⁽¹⁾	LVG ⁽¹⁾ O Low-side driver output		
6 OUT P High-side driver floating reference		Р	High-side driver floating reference	
7	HVG ⁽¹⁾	0	D High-side driver output	
8	V _{BOOT}	Р	Bootstrap supply voltage	

The circuit guarantees 0.3 V maximum on the pin (at I_{sink} = 10 mA). This allows the omission of the "bleeder" resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low.

Electrical characteristics L6388E

4 Electrical characteristics

4.1 AC operation

Table 5. AC operation electrical characteristics (V_{CC} = 15 V; T_J = 25 °C)

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{on}	1 vs. 5	High/low-side driver turn-on propagation delay	V _{OUT} = 0 V		225	300	ns
t _{off}	2 vs. 7	High/low-side driver turn-off propagation delay	V _{OUT} = 0 V		160	220	ns
t _r	5, 7	Rise time	C _L = 1000 pF		70	100	ns
t _f	5, 7	Fall time	C _L = 1000 pF		40	80	ns
DT	5, 7	Deadtime		220	320	420	ns

4.2 DC operation

Table 6. DC operation electrical characteristics

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
Low sup	ply vo	Itage section					
V _{CCth1}		V _{CC} UV turn-on threshold		9.1	9.6	10.1	V
V _{CCth2}	•	V _{CC} UV turn-off threshold		7.9	8.3	8.8	V
V _{CChys}	•	V _{CC} UV hysteresis		0.9			V
I _{QCCU}	3	Undervoltage quiescent supply current	V _{CC} ≤ 9 V		250	330	μА
I _{QCC}	•	Quiescent current	V _{CC} = 15 V		350	450	μА
R _{DS(on)}	•	Bootstrap driver on resistance ⁽¹⁾	V _{CC} ≥ 12.5 V		125		Ω
Bootstra	pped	supply voltage section					
V _{BSth1}		V _{BS} UV turn-on threshold		8.5	9.5	10.5	V
V _{BSth2}	•	V _{BS} UV turn-off threshold		7.2	8.2	9.2	V
V _{BShys}	8	V _{BS} UV hysteresis		0.9			V
I_{QBS}	•	V _{BS} quiescent current	HVG ON			250	μА
I _{LK}	•	High voltage leakage current	$V_{hvg} = V_{OUT} = V_{BOOT} = 600 \text{ V}$			10	μΑ
High/low	-side	driver					
I _{so}	<i>-</i>	Source short-circuit current	$V_{IN} = V_{ih} (t_p < 10 \ \mu s)$	300	400		mA
I _{si}	5, 7	Sink short-circuit current	$V_{IN} = V_{il} (t_p < 10 \ \mu s)$	500	650		mA

Table 6. DC operation electrical characteristics (continued)

Symbol	Pin	Parameter Test condition Min.		Тур.	Max.	Unit	
Logic inp	outs						
V _{il}		Low logic level input voltage				1.1	V
V _{ih}	1, 2	High logic level input voltage		1.8			V
l _{ih}	1, 2	High logic level input current	V _{IN} = 15 V		20	70	μА
I _{il}		Low logic level input current	V _{IN} = 0 V	-1			μА

^{1.} $R_{DS(on)}$ is tested in the following way:

$$\mathsf{R}_{\mathsf{DSON}} = \frac{(\mathsf{V}_{\mathsf{CC}} \! - \! \mathsf{V}_{\mathsf{BOOT1}}) \! - \! (\mathsf{V}_{\mathsf{CC}} \! - \! \mathsf{V}_{\mathsf{BOOT2}})}{\mathsf{I}_{\mathsf{1}}(\mathsf{V}_{\mathsf{CC}}, \! \mathsf{V}_{\mathsf{BOOT1}}) \! - \! \mathsf{I}_{\mathsf{2}}(\mathsf{V}_{\mathsf{CC}}, \! \mathsf{V}_{\mathsf{BOOT2}})}$$

where:

 I_1 is pin 8 current when $V_{BOOT} = V_{BOOT1}$, I_2 when $V_{BOOT} = V_{BOOT2}$.



Waveform definitions L6388E

5 Waveform definitions

Figure 3. Deadtime time waveform definition





Figure 4. Propagation delay waveform definition





L6388E Input logic

6 Input logic

Input logic is provided with an interlocking circuitry which avoids the two outputs (LVG, HVG) being active at the same time when both the logic input pins (LIN, HIN) are at a high logic level. In addition, to prevent cross conduction of the external MOSFETs, after each output is turned off, the other output cannot be turned on before a certain amount of time (DT) (see *Figure 3*).

7 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is normally accomplished by a high voltage fast recovery diode (*Figure 5* a). In the L6388E device, a patented integrated structure replaces the external diode. It is realized by a high voltage DMOS, driven synchronously with the low-side driver (LVG), with a diode in series, as shown in *Figure 5* b. An internal charge pump (*Figure 5* b) provides the DMOS driving voltage. The diode connected in series to the DMOS has been added to avoid an undesirable turn-on.

CBOOT selection and charging

To choose the proper C_{BOOT} value, the external MOSFET can be seen as an equivalent capacitor. This capacitor C_{EXT} is related to the MOSFET total gate charge:

Equation 1

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}}$$

The ratio between the capacitors C_{EXT} and C_{BOOT} is proportional to the cyclical voltage loss. It must be:

$$C_{BOOT}>>>C_{EXT}$$

E.g.: if Q_{gate} is 30 nC and V_{gate} is 10 V, C_{EXT} is 3 nF. With C_{BOOT} = 100 nF the drop is 300 mV

If HVG must be supplied for a long period, the $C_{\mbox{\footnotesize{BOOT}}}$ selection must also take the leakage losses into account.

E.g.: HVG steady-state consumption is typical 250 μ A, so, if HVG T_{ON} is 5 ms, C_{BOOT} must supply 1.25 μ C to C_{EXT}. This charge on a 1 μ F capacitor means a voltage drop of 1.25 V.

The internal bootstrap driver offers important advantages: the external fast recovery diode can be avoided (it usually has a high leakage current).

This structure can work only if V_{OUT} is close to GND (or lower) and, at the same time, the LVG is on. The charging time (T_{charge}) of the C_{BOOT} is the time in which both conditions are fulfilled and it must be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS $R_{DS(on)}$ (typical value: 125 Ω). This drop can be neglected at low switching frequency, but it should be taken into account when operating at high switching frequency.



DocID13991 Rev 5 9/18

Bootstrap driver L6388E

The following equation is useful to compute the drop on the bootstrap DMOS:

Equation 2

$$V_{drop} = I_{charge}R_{dson} \rightarrow V_{drop} = \frac{Q_{gate}}{T_{charge}}R_{dson}$$

where Q_{gate} is the gate charge of the external power MOSFET, $R_{DS(on)}$ is the on-resistance of the bootstrap DMOS, and T_{charge} is the charging time of the bootstrap capacitor.

For example: using a power MOSFET with a total gate charge of 30 nC, the drop on the bootstrap DMOS is about 1 V, if the T_{charge} is 5 μs .

In fact:

Equation 3

$$V_{drop} \, = \, \frac{30nC}{5\mu s} \cdot 125\Omega \sim 0.8 V$$

 V_{drop} should be taken into account when the voltage drop on C_{BOOT} is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

P_{BOOT}

V_S

V_S

V_{BOOT}

TO LOAD

V_{BOOT}

H.V.

HVG

HVG

H.V.

H.V.

Vout

57/

10/18

b

8 Typical characteristics






Figure 8. V_{BOOT} UV turn-on threshold vs. temperature 13 @ Vcc = 15V 12 11 Тур. 10 V_{BSth1}(V) 9 8 6 -45 -25 0 25 50 75 100 125 Tj (°C)

Figure 9. V_{CC} UV turn-off threshold vs. temperature


11
10
9
Typ.
8
7
6
-45 -25 0 25 50 75 100 125
Tj (°C)






57/

DocID13991 Rev 5





577

L6388E Package information

9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

9.1 DIP-8 package information




Figure 14. DIP-8 package outline

Package information L6388E

Table 7. DIP-8 package mechanical data

Compleal		Dimensions (mm)	
Symbol	Min.	Тур.	Max.
Α		3.32	
a1	0.51		
В	1.15		1.65
b	0.356		0.55
b1	0.204		0.304
D			10.92
E	7.95		9.75
е		2.54	
e3		7.62	
e4		7.62	
F			6.6
I			5.08
L	3.18		3.81
Z			1.52

L6388E Package information

9.2 SO-8 package information

B SEATING PLANE

CCC C

SEATING PLANE

CAGE PLANE

AM11757v1

Figure 15. SO-8 package outline

Table 8. SO-8 package mechanical data

Cumhal	Dimensions (mm)				
Symbol	Min.	Тур.	Max.		
А			1.75		
A1	0.10		0.25		
A2	1.25				
b	0.28		0.48		
С	0.17		0.23		
D	4.80	4.90	5.00		
Е	5.80	6.00	6.20		
E1	3.80	3.90	4.00		
е		1.27			
h	0.25		0.50		
L	0.40		1.27		
L1		1.04			
k	0°		8°		
ccc			0.10		

577

DocID13991 Rev 5

15/18

Order codes L6388E

10 Order codes

Table 9. Order codes

Part number	Package	Packaging
L6388E	DIP-8	Tube
L6388ED	SO-8	Tube
L6388ED013TR	SO-8	Tape and reel

L6388E Revision history

11 Revision history

Table 10. Document revision history

Date	Revision	Changes
11-Oct-2007	1	First release
29-Feb-2012	2	Updated <i>Table 2</i> , <i>Table 7</i> and <i>Section 6.1</i> . DIP-8 mechanical data and package dimensions have been updated. SO-8 mechanical data and package dimensions have been updated.
31-Jan-2013	3	Update note in Section 2.1.
19-Jun-2014	4	Added Section: Applications on page 1. Updated Section: Description on page 1 (replaced by new description). Updated Table 1: Device summary on page 1 (moved from page 17 to page 1, renamed title of Table 1). Updated Figure 1: Block diagram on page 3 (moved from page 1 to page 3, added Section 1: Block diagram on page 3). Updated Section 2.1: Absolute maximum ratings on page 4 (removed note below Table 2: Absolute maximum ratings). Updated Table 5: Pin description on page 5 (added "Type" for several pins). Updated Section 9: Package information on page 14 (added/updated titles, reversed order of Figure 14 and Table 8, Figure 15 and ,Table 9 minor modifications). Minor modifications throughout document.
21-Oct-2015	5	Updated <i>Table 1 on page 4</i> (added ESD row). Updated note <i>1.</i> below <i>Table 6 on page 6</i> (replaced V _{CBOOTx} by V _{BOOTx}). Added <i>Section 10: Order codes on page 16</i> (moved <i>Table 9</i> from page 1, updated title). Minor modifications throughout document.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

57