DDR3 SDRAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>	Editor
1.0	- First release	Nov. 2010	-	S.H.Kim
1.1	- Added IDD SPEC values (speed bin 2133Mbps) on page 35.	Dec. 2010	-	S.H.Kim
1.11	- Corrected Typo.	Jun. 2011	-	J.Y. Lee



Table Of Contents

1Gb G-die DDR3 SDRAM x16 only

1. Ordering Information	5
2. Key Features	5
Package pinout/Mechanical Dimension & Addressing	6
4. Input/Output Functional Description	8
5. DDR3 SDRAM Addressing	9
6. Absolute Maximum Ratings	10
7. AC & DC Operating Conditions	
8. AC & DC Input Measurement Levels 8.1 AC & DC Logic input levels for single-ended signals 8.2 V _{REF} Tolerances 8.3 AC & DC Logic Input Levels for Differential Signals 8.3.1. Differential signals definition 8.3.2. Differential swing requirement for clock (CK - CK) and strobe (DQS - DQS) 8.3.3. Single-ended requirements for differential signals 8.4 Differential Input Cross Point Voltage 8.5 Slew rate definition for Differential Input Signals 8.6 Slew rate definitions for Differential Input Signals	
9. AC & DC Output Measurement Levels 9.1 Single-ended AC & DC Output Levels. 9.2 Differential AC & DC Output Levels. 9.3 Single-ended Output Slew Rate 9.4 Differential Output Slew Rate 9.5 Reference Load for AC Timing and Output Slew Rate 9.6 Overshoot/Undershoot Specification 9.6.1. Address and Control Overshoot and Undershoot specifications 9.6.2. Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications 9.7 34ohm Output Driver DC Electrical Characteristics 9.7.1. Output Driver Temperature and Voltage Sensitivity 9.8 On-Die Termination (ODT) Levels and I-V Characteristics 9.8.1. ODT DC Electrical Characteristics 9.8.2. ODT Temperature and Voltage sensitivity 9.9 ODT Timing Definitions 9.9.1. Test Load for ODT Timings 9.9.2. ODT Timing Definitions	16 16 16 16 17 17 17 18 18 18 19 20 20 21 22 23 23 23
10.1 IDD Current Measure Method 10.1 IDD Measurement Conditions	
11. 1Gb DDR3 SDRAM G-die IDD Specification Table	35
12. Input/Output Capacitance	36
13. Electrical Characteristics and AC timing for DDR3-800 to DDR3-2133 13.1 Clock Specification 13.1.1 Definition for tCK(avg) 13.1.2 Definition for tCK(abs) 13.1.3 Definition for tCH(avg) and tCL(avg) 13.1.4 Definition for note for tJIT(per), tJIT(per, Ick)	
13.1.5. Definition for tJIT(cc), tJIT(cc, lck)	37 38 38



DDR3 SDRAM

14. Timing Parameters by Speed Grade	44
14.1 Jitter Notes	
14.2 Timing Parameter Notes	51
14.3 Address/Command Setup, Hold and Derating :	
14.4 Data Setup, Hold and Slew Rate Derating:	



1. Ordering Information

[Table 1] Samsung 1Gb DDR3 G-die ordering information table

Organization	DDR3-1066 (7-7-7)	DDR3-1333 (9-9-9) ⁶	DDR3-1600 (11-11-11) ⁵	DDR3-1866 (13-13-13) ⁴	DDR3-2133 (14-14-14) ³	Package
64Mx16	K4B1G1646G-BCF8	K4B1G1646G-BCH9	K4B1G1646G-BCK0	K4B1G1646G-BCMA	K4B1G1646G-BCNB	96FBGA

NOTE:

- 1. Speed bin is in order of CL-tRCD-tRP.
- 2. 12digit, "B" stands for flip chip FBGA PKG
- 3. Backward compatible to DDR3-1866(13-13-13), DDR3-1600(11-11-11), DDR3-1333(9-9-9), DDR3-1066(7-7-7)
- 4. Backward compatible to DDR3-1600(11-11-11), DDR3-1333(9-9-9), DDR3-1066(7-7-7)
- 5. Backward compatible to DDR3-1333(9-9-9), DDR3-1066(7-7-7)
- 6. Backward compatible to DDR3-1066(7-7-7)

2. Key Features

[Table 2] 1Gb DDR3 G-die Speed bins

Speed	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133	Unit
	7-7-7	9-9-9	11-11-11	13-13-13	14-14-14	- Onit
tCK(min)	1.875	1.5	1.25	1.07	0.935	ns
CAS Latency	7	9	11	13	14	nCK
tRCD(min)	13.125	13.5	13.75	13.91	13.09	ns
tRP(min)	13.125	13.5	13.75	13.91	13.09	ns
tRAS(min)	37.5	36	35	34	33	ns
tRC(min)	50.625	49.5	48.75	47.91	46.09	ns

- JEDEC standard 1.5V ± 0.075V Power Supply
- $V_{DDQ} = 1.5V \pm 0.075V$
- 533MHz f_{CK} for 1066Mb/sec/pin, 667MHz f_{CK} for 1333Mb/sec/pin, 800MHz f_{CK} for 1600Mb/sec/pin, 933 MHz f_{CK} for 1866Mb/sec/pin, 1066 MHz f_{CK} for 2133Mb/sec/pin
- · 8 Banks
- Programmable CAS Latency(posted CAS): 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
- Programmable Additive Latency: 0, CL-2 or CL-1 clock
- Programmable CAS Write Latency (CWL) = 6 (DDR3-1066), 7 (DDR3-1333), 8 (DDR3-1600), 9 (DDR3-1866), 10 (DDR3-2133)
- · 8-bit pre-fetch
- Burst Length: 8 (Interleave without any limit, sequential with starting address "000" only), 4 with tCCD = 4 which does not allow seamless read or write [either On the fly using A12 or MRS]
- · Bi-directional Differential Data-Strobe
- Internal(self) calibration: Internal self calibration through ZQ pin (RZQ: 240 ohm ± 1%)
- · On Die Termination using ODT pin
- Average Refresh Period 7.8us at lower than T_{CASE} 85°C, 3.9us at $85^{\circ}\text{C} < \text{T}_{\text{CASE}} \le 95^{\circ}\text{C}$
- · Asynchronous Reset
- Package: 96 balls FBGA x16
- · All of Lead-Free products are compliant for RoHS
- All of products are Halogen-free

The 1Gb DDR3 SDRAM G-die is organized as a 8Mbit x 16 I/Os x 8banks device. This synchronous device achieves high speed double-data-rate transfer rates of up to 2133Mb/sec/pin(DDR3-2133)for general applications. The chip is designed to comply with the following key DDR3 SDRAM features such as posted CAS, Programmable CWL, Internal (Self) Calibration, On Die Termination using ODT pin and Asynchronous Reset .

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the crosspoint of differential clocks (CK rising and \overline{CK} falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and $\overline{DQS})$ in a source synchronous fashion. The address bus is used to convey row, column, and bank address information in a $\overline{RAS/CAS}$ multiplexing style. The DDR3 device operates with a single 1.5V \pm 0.075V power supply and 1.5V \pm 0.075V VDDQ.

The 1Gb DDR3 G-die device is available in 96ball FBGA(x16).

NOTE: 1. This data sheet is an abstract of full DDR3 specification and does not cover the common features which are described in "DDR3 SDRAM Device Operation & Timing Diagram".

2. The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.



3. Package pinout/Mechanical Dimension & Addressing

3.1 x16 Package Pinout (Top view): 96ball FBGA Package

	1	2	3	4	5	
Α	V _{DDQ}	DQU5	DQU7			
В	V _{SSQ}	V _{DD}	V _{SS}			
С	V _{DDQ}	DQU3	DQU1			
D	V _{SSQ}	V_{DDQ}	DMU			
E	V _{SS}	V _{SSQ}	DQL0			
F	V _{DDQ}	DQL2	DQSL			
G	V _{SSQ}	DQL6	DQSL			
Н	V _{REFDQ}	V_{DDQ}	DQL4			
J	NC	V _{SS}	RAS			
K	ODT	V_{DD}	CAS			
L	NC	cs	WE			
М	V _{SS}	BA0	BA2			
N	V _{DD}	А3	A0			
Р	V _{SS}	A5	A2			
R	V _{DD}	A 7	A9			
Т	V _{SS}	RESET	NC			


	9	8	7	6
Α	V _{SS}	V _{DDQ}	DQU4	
В	V _{SSQ}	DQU6	DQSU	
С	V _{DDQ}	DQU2	DQSU	
D	V _{DD}	V _{SSQ}	DQU0	
Е	V _{DDQ}	V _{SSQ}	DML	
F	V _{SSQ}	DQL3	DQL1	
G	V _{SSQ}	V _{SS}	V_{DD}	
Н	V _{DDQ}	DQL5	DQL7	
J	NC	V _{SS}	СК	
K	CKE	V_{DD}	СК	
L	NC	ZQ	A10/AP	
М	V _{SS}	V _{REFCA}	NC	
N	V _{DD}	BA1	A12/BC	
Р	V _{SS}	A4	A 1	
R	V _{DD}	A6	A11	
Т	V _{SS}	A8	NC	

Ball Locations (x16)

- Populated ball
- + Ball not populated


Top view

(See the balls through the package)






3.2 FBGA Package Dimension (x16)



Units: Millimeters





4. Input/Output Functional Description

[Table 3] Input/Output function description

Symbol	Type	Function
ск, ск	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$. Output (read) data is referenced to the crossings of CK and $\overline{\text{CK}}$
CKE	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (Row Active in any bank). CKE is asynchronous for self refresh exit. After V _{REFCA} has become stable during the power on and initialization sequence, it must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS	Input	Chip Select: All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external Rank selection on systems with multiple Ranks. $\overline{\text{CS}}$ is considered part of the command code.
ODT	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS, NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8 configurations. The ODT pin will be ignored if the Mode Register (MR1) is programmed to disable ODT.
RAS, CAS, WE	Input	Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM (DMU), (DML)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by Mode Register A11 setting in MR1.
BA0 - BA2	Input	Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.
A0 - A12	Input	Address Inputs: Provided the row address for Active commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC have additional functions, see below) The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	Autoprecharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH:Autoprecharge; LOW: No Autoprecharge) A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). if only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC	Input	Burst Chop: A12 is sampled during Read and Write commands to determine if burst chop(on-the-fly) will be performed. (HIGH: no burst chop, LOW: burst chopped). See command truth table for details
RESET	Input	Active Low Asynchronous Reset: Reset is active when RESET is LOW, and inactive when RESET is HIGH. RESET must be HIGH during normal operation. RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of V _{DD} , i.e. 1.20V for DC high and 0.30V for DC low.
DQ	Input/Output	Data Input/ Output: Bi-directional data bus.
DQS, (DQS)	Input/Output	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL: corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS, DQSL and DQSU are paired with differential signals DQS, DQSL and DQSU, respectively, to provide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.
TDQS, (TDQS)	Output	Termination Data Strobe: TDQS/TDQS is applicable for X8 DRAMs only. When enabled via Mode Register A11=1 in MR1, DRAM will enable the same termination resistance function on TDQS/TDQS that is applied to DQS/DQS. When disabled via mode register A11=0 in MR1, DM/TDQS will provide the data mask function and TDQS is not used. x4/x16 DRAMs must disable the TDQS function via mode register A11=0 in MR1.
NC		No Connect: No internal electrical connection is present.
V_{DDQ}	Supply	DQ Power Supply: 1.5V +/- 0.075V
V_{SSQ}	Supply	DQ Ground
V_{DD}	Supply	Power Supply: 1.5V +/- 0.075V
V_{SS}	Supply	Ground
V_{REFDQ}	Supply	Reference voltage for DQ
V _{REFCA}	Supply	Reference voltage for CA



5. DDR3 SDRAM Addressing

1Gb

Configuration	256Mb x 4	128Mb x 8	64Mb x 16
# of Bank	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A ₁₀ /AP	A10/AP	A ₁₀ /AP
Row Address	Ao - A13	A0 - A13	A0 - A12
Column Address	A0 - A9,A11	Ao - A9	Ao - A9
BC switch on the fly	A ₁₂ /BC	A ₁₂ /BC	A12/BC
Page size *1	1 KB	1 KB	2 KB

2Gb

Configuration	512Mb x 4	256Mb x 8	128Mb x 16
# of Bank	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A ₁₀ /AP	A10/AP
Row Address	A0 - A14	A0 - A14	Ao - A13
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
BC switch on the fly	A ₁₂ /BC	A12/BC	A ₁₂ /BC
Page size *1	1 KB	1 KB	2 KB

4Gb

Configuration	1Gb x 4	512Mb x 8	256Mb x 16
# of Bank	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A ₁₀ /AP	A10/AP	A ₁₀ /AP
Row Address	A0 - A15	A0 - A15	A0 - A14
Column Address	Ao - A9,A11	Ao - A9	Ao - A9
BC switch on the fly	A12/BC	A12/BC	A ₁₂ /BC
Page size *1	1 KB	1 KB	2 KB

8Gb

Configuration	2Gb x 4	1Gb x 8	512Mb x 16
# of Bank	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A ₁₀ /AP	A ₁₀ /AP	A ₁₀ /AP
Row Address	A0 - A15	A0 - A15	A0 - A15
Column Address	A0 - A9,A11,A13	A0 - A9,A11	Ao - A9
BC switch on the fly	A ₁₂ /BC	A ₁₂ /BC	A12/BC
Page size *1	2 KB	2 KB	2 KB

NOTE 1 : Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered.

Page size is per bank, calculated as follows:

page size = 2 COLBITS * ORG÷8

where, COLBITS = the number of column address bits, ORG = the number of I/O (DQ) bits



6. Absolute Maximum Ratings

6.1 Absolute Maximum DC Ratings

[Table 4] Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	NOTE
V_{DD}	Voltage on V_{DD} pin relative to Vss	-0.4 V ~ 1.975 V	V	1,3
V _{DDQ}	Voltage on V _{DDQ} pin relative to Vss	-0.4 V ~ 1.975 V	V	1,3
V _{IN,} V _{OUT}	Voltage on any pin relative to Vss	-0.4 V ~ 1.975 V	V	1
T _{STG}	Storage Temperature	-55 to +100	°C	1, 2

NOTE:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. V_{DD} and V_{DDQ} must be within 300mV of each other at all times; and V_{REF} must be not greater than 0.6 x V_{DDQ}, When V_{DD} and V_{DDQ} are less than 500mV; V_{REF} may be equal to or less than 300mV.

6.2 DRAM Component Operating Temperature Range

[Table 5] Temperature Range

Symbol	Parameter	rating	Unit	NOTE
T _{OPER}	Operating Temperature Range	0 to 95	°C	1, 2, 3

NOTE:

- Operating Temperature T_{OPER} is the case surface temperature on the center/top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions
- 3. Some applications require operation of the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
 - a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9us.
 - b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0_b and MR2 A7 = 1_b), in this case IDD6 current can be increased around 10~20% than normal Temperature range.

7. AC & DC Operating Conditions

7.1 Recommended DC operating Conditions (SSTL_1.5)

[Table 6] Recommended DC Operating Conditions

Symbol	Parameter		Units	NOTE		
Symbol	Parameter	Min.	Тур.	Max.	Ullits	NOTE
V_{DD}	Supply Voltage	1.425	1.5	1.575	V	1,2
V_{DDQ}	Supply Voltage for Output	1.425	1.5	1.575	V	1,2

NOTE

- 1. Under all conditions $\rm V_{\rm DDQ}$ must be less than or equal to $\rm V_{\rm DD}$
- 2. V_{DDQ} tracks with V_{DD} . AC parameters are measured with V_{DD} and V_{DDQ} tied together.



8. AC & DC Input Measurement Levels

8.1 AC & DC Logic input levels for single-ended signals

[Table 7] Single-ended AC & DC input levels for Command and Address

Symbol	Davamatav	DDR3-800/10	66/1333/1600	DDR3-18	366/2133	Unit	NOTE
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	NOTE
V _{IH.CA} (DC100)	DC input logic high	V _{REF} + 100	V _{DD}	V _{REF} + 100	V _{DD}	mV	1,5
V _{IL.CA} (DC100)	DC input logic low	V _{SS}	V _{REF} - 100	V _{SS}	V _{REF} - 100	mV	1,6
V _{IH.CA} (AC175)	AC input logic high	V _{REF} + 175	Note 2	-	-	mV	1,2,7
V _{IL.CA} (AC175)	AC input logic low	Note 2	V _{REF} - 175	-	-	mV	1,2,8
V _{IH.CA} (AC150)	AC input logic high	V _{REF} +150	Note 2	-	-	mV	1,2,7
V _{IL.CA} (AC150)	AC input logic low	Note 2	V _{REF} -150	-	-	mV	1,2,8
V _{IH.CA} (AC135)	AC input logic high	-	-	V _{REF} + 135	Note 2	mV	1,2,7
V _{IL.CA} (AC135)	AC input logic low	-	-	Note 2	V _{REF} - 135	mV	1,2,8
V _{IH.CA} (AC125)	AC input logic high	-	-	V _{REF} +125	Note 2	mV	1,2,7
V _{IL.CA} (AC125)	AC input logic low	-	-	Note 2	V _{REF} -125	mV	1,2,8
V _{REFCA} (DC)	Reference Voltage for ADD, CMD inputs	0.49*V _{DD}	0.51*V _{DD}	0.49*V _{DD}	0.51*V _{DD}	V	3,4

NOTE:

- 1. For input only pins except $\overline{\text{RESET}}$, $V_{\text{REF}} = V_{\text{REFCA}}(DC)$
- 2. See 'Overshoot/Undershoot Specification' on page 18.
- 3. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from V_{REF}(DC) by more than ± 1% V_{DD} (for reference : approx. ± 15mV)
- 4. For reference : approx. $V_{DD}/2 \pm 15 \text{mV}$
- 5. $V_{IH}(\text{dc})$ is used as a simplified symbol for $V_{IH.CA}(\text{DC100})$
- 6. $V_{IL}(\text{dc})$ is used as a simplified symbol for $V_{IL.CA}(\text{DC100})$
- 7. V_{IH} (ac) is used as a simplified symbol for $V_{IH.CA}$ (AC175), $V_{IH.CA}$ (AC150), $V_{IH.CA}$ (AC135) and $V_{IH.CA}$ (AC125); $V_{IH.CA}$ (AC175) value is used when V_{REF} + 175mV is referenced V_{IH.CA}(AC150) value is used when VREF + 150mV is referenced, V_{IH.CA}(AC135) value is used when VREF + 135mV is referenced and V_{IH.CA}(AC125) value is used when
- 8. $V_{IL}(ac)$ is used as a simplified symbol for $V_{IL.CA}(AC175)$ and $V_{IL.CA}(AC150)$, $V_{IL.CA}(AC135)$ and $V_{IL.CA}(AC125)$; $V_{IL.CA}(AC175)$ value is used when V_{REF} 175mV is reference. enced, $V_{IL.CA}$ (AC150) value is used when V_{REF} - 150mV is referenced, $V_{IL.CA}$ (AC135) value is used when V_{REF} - 135mV is referenced and $V_{IL.CA}$ (AC125) value is used

[Table 8] Single-ended AC & DC input levels for DQ and DM

		DDR3-8	00/1066	DDR3-13	33/1600	DDR3-18	866/2133		
Symbol	Parameter							Unit	NOTE
		Min.	Max.	Min.	Max.	Min.	Max.		
V _{IH.DQ} (DC100)	DC input logic high	V _{REF} + 100	V_{DD}	V _{REF} + 100	V_{DD}	V _{REF} + 100	V_{DD}	mV	1,5
V _{IL.DQ} (DC100)	DC input logic low	V_{SS}	V _{REF} - 100	V _{SS}	V _{REF} - 100	V_{SS}	V _{REF} - 100	mV	1,6
V _{IH.DQ} (AC175)	AC input logic high	V _{REF} + 175	NOTE 2	-	-	-	-	mV	1,2,7
V _{IL.DQ} (AC175)	AC input logic low	NOTE 2	V _{REF} - 175	-	-	-	-	mV	1,2,8
V _{IH.DQ} (AC150)	AC input logic high	V _{REF} + 150	NOTE 2	V _{REF} + 150	NOTE 2	-	-	mV	1,2,7
V _{IL.DQ} (AC150)	AC input logic low	NOTE 2	V _{REF} - 150	NOTE 2	V _{REF} - 150	-	-	mV	1,2,8
V _{IH.DQ} (AC135)	AC input logic high	-	-	-	-	V _{REF} + 135	NOTE 2	mV	1,2,7
V _{IL.DQ} (AC135)	AC input logic low	-	-	-	-	NOTE 2	V _{REF} - 135	mV	1,2,8
V _{REFDQ} (DC)	Reference Voltage for DQ, DM inputs	0.49*V _{DD}	0.51*V _{DD}	0.49*V _{DD}	0.51*V _{DD}	0.49*V _{DD}	0.51*V _{DD}	V	3,4

NOTE:

- 1. For input only pins except \overline{RESET} , $V_{REF} = V_{REFDQ}(DC)$
- 2. See 'Overshoot/Undershoot Specification' on page 18.
- 3. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from V_{REF}(DC) by more than ± 1% V_{DD} (for reference : approx. ± 15mV)
- 4. For reference : approx. $V_{DD}/2 \pm 15 \text{mV}$
- 5. $V_{IH}(\text{dc})$ is used as a simplified symbol for $V_{IH.DQ}(\text{DC100})$
- 6. V_{IL}(dc) is used as a simplified symbol for V_{IL.DQ}(DC100)
 7. V_{IH}(ac) is used as a simplified symbol for V_{IH.DQ}(AC175), V_{IH.DQ}(AC135) ; V_{IH.DQ}(AC175) value is used when V_{REF} + 175mV is referenced, V_{IH.DQ}(AC150) value is used when V_{REF} + 150mV is referenced.
- 8. $V_{IL}(ac)$ is used as a simplified symbol for $V_{IL,DQ}(AC175)$, $V_{IL,DQ}(AC150)$; $V_{IL,DQ}(AC175)$ value is used when V_{REF} 175mV is referenced, $V_{IL,DQ}(AC150)$ value is used when V_{REF} - 150mV is referenced.



8.2 V_{REF} Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{REFCA} and V_{REFDQ} are illustrate in Figure 1. It shows a valid reference voltage $V_{REF}(t)$ as a function of time. (V_{REF} stands for V_{REFCA} and V_{REFDQ} likewise).

 $V_{REF}(DC)$ is the linear average of $V_{REF}(t)$ over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table 7 on page 11. Furthermore $V_{REF}(t)$ may temporarily deviate from $V_{REF}(DC)$ by no more than \pm 1% V_{DD} .




Figure 1. Illustration of V_{REF}(DC) tolerance and VREF ac-noise limits

The voltage levels for setup and hold time measurements $V_{IH}(AC)$, $V_{IH}(DC)$, $V_{IL}(AC)$ and $V_{IL}(DC)$ are dependent on V_{REF} .

" V_{REF} " shall be understood as $V_{REF}(DC)$, as defined in Figure 1 .

This clarifies, that dc-variations of V_{REF} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{REF}(DC)$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{REF} ac-noise. Timing and voltage effects due to ac-noise on V_{REF} up to the specified limit (+/-1% of V_{DD}) are included in DRAM timings and their associated deratings.



8.3 AC & DC Logic Input Levels for Differential Signals

8.3.1 Differential signals definition




Figure 2. Definition of differential ac-swing and "time above ac level" tDVAC

8.3.2 Differential swing requirement for clock (CK - \overline{CK}) and strobe (DQS - \overline{DQS})

[Table 9] Differential AC & DC Input Levels

Symbol	Parameter	DDR3-800/1066/13	unit	NOTE		
Symbol	Parameter	min	max	unit	NOTE	
V_{IHdiff}	differential input high	+0.2	NOTE 3	V	1	
V _{ILdiff}	differential input low	NOTE 3	-0.2	V	1	
V _{IHdiff} (AC)	differential input high ac	2 x (V _{IH} (AC) - V _{REF})	NOTE 3	V	2	
V _{ILdiff} (AC)	differential input low ac	NOTE 3	2 x (V _{IL} (AC) - V _{REF})	V	2	

NOTE:

- 1. Used to define a differential signal slew-rate.
- 2. for CK $\overline{\text{CK}}$ use $V_{\text{IH}}/V_{\text{IL}}(AC)$ of ADD/CMD and V_{REFCA} ; for DQS $\overline{\text{DQS}}$, DQSL $\overline{\text{DQSL}}$, DQSU $\overline{\text{DQSU}}$ use $V_{\text{IH}}/V_{\text{IL}}(AC)$ of DQs and V_{REFDQ} ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- 3. These values are not defined, however they single-ended signals CK, CK, DQS, DQSL, DQSL, DQSU, DQSU, DQSU need to be within the respective limits (V_{IH}(DC) max, V_{II} (DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "overshoot and Undershoot Specification"

[Table 10] Allowed time before ringback (tDVAC) for CK - CK and DQS - DQS

Slew Rate [V/ns]	tDVAC [ps] @ V _{IH/Ldiff} (AC) = 350mV			V _{IH/Ldiff} (AC) OmV	tDVAC [ps] @ = 27		C) tDVAC [ps] @ V _{IH/Ldiff} (AC = 250mV	
	min	max	min	max	min	max	min	max
> 4.0	75	-	175	-	TBD	-	TBD	-
4.0	57	-	170	-	TBD	-	TBD	-
3.0	50	-	167	-	TBD	-	TBD	-
2.0	38	-	163	-	TBD	-	TBD	-
1.8	34	-	162	-	TBD	-	TBD	-
1.6	29	-	161	-	TBD	-	TBD	-
1.4	22	-	159	-	TBD	-	TBD	-
1.2	13	-	155	-	TBD	-	TBD	-
1.0	0	-	150	-	TBD	-	TBD	-
< 1.0	0	-	150	-	TBD	-	TBD	-



8.3.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, \overline{CK} , \overline{DQS} , \overline{DQSL} , or \overline{DQSU}) has also to comply with certain requirements for single-ended signals.

CK and $\overline{\text{CK}}$ have to approximately reach V_{SEH} min / V_{SEL} max [approximately equal to the ac-levels { $V_{\text{IH}}(AC)$ / $V_{\text{IL}}(AC)$ } for ADD/CMD signals] in every half-cycle.

DQS, DQSL, DQSU, \overline{DQS} , \overline{DQS} have to reach V_{SEH} min / V_{SEL} max [approximately the ac-levels { $V_{IH}(AC)$ / $V_{IL}(AC)$ } for DQ signals] in every half-cycle proceeding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g. if $V_{IH}150(AC)/V_{IL}150(AC)$ is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and \overline{CK} .




Figure 3. Single-ended requirement for differential signals

Note that while ADD/CMD and DQ signal requirements are with respect to V_{REF} , the single-ended components of differential signals have a requirement with respect to $V_{DD}/2$; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach V_{SEL} max, V_{SEH} min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

[Table 11] Single-ended levels for CK, DQS, DQSL, DQSU, CK, DQS, DQSL, or DQSU

Symbol	Parameter	DDR3-800/1066/13	DDR3-800/1066/1333/1600/1866/2133		
Syllibol	Parameter	Min	Max	Unit	NOTE
V_{SEH}	Single-ended high-level for strobes	(V _{DD} /2)+0.175	NOTE3	V	1, 2
V SEH	Single-ended high-level for CK, CK	(V _{DD} /2)+0.175	NOTE3	V	1, 2
V _{SEL}	Single-ended low-level for strobes	NOTE3	(V _{DD} /2)-0.175	V	1, 2
V SEL	Single-ended low-level for CK, CK	NOTE3	(V _{DD} /2)-0.175	V	1, 2

NOTE

- 1. For CK, $\overline{\text{CK}}$ use $V_{\text{IH}}/V_{\text{IL}}(\text{AC})$ of ADD/CMD; for strobes (DQS, $\overline{\text{DQS}}$, DQSL, $\overline{\text{DQSL}}$, DQSU, $\overline{\text{DQSU}}$) use $V_{\text{IH}}/V_{\text{IL}}(\text{AC})$ of DQs.
- 2. V_{IH}(AC)/V_{IL}(AC) for DQs is based on V_{REFDQ}; V_{IH}(AC)/V_{IL}(AC) for ADD/CMD is based on V_{REFCQ}; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here
- 3. These values are not defined, however the single-ended signals CK, \overline{CK} , DQS, \overline{DQS} , DQSU, \overline{DQSU} , DQSU, \overline{DQSU} need to be within the respective limits (V_{IH}(DC) max, V_{IL}(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specification"



8.4 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) must meet the requirements in below table. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signal to the mid level between of V_{DD} and V_{SS}.




Figure 4. VIX Definition

[Table 12] Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	DDR3-800/1066/13	Unit	NOTE	
Syllibol	Symbol		Max	Unit	NOTE
V _{IX}	Differential Input Cross Point Voltage relative to V _{DD} /2 for CK, CK	-150	150	mV	2
VIX	binerential input 61033 Fourt voltage relative to VDD/2 for 61x,61x	-175	175	mV	1
V _{IX}	Differential Input Cross Point Voltage relative to V _{DD} /2 for DQS, DQS	-150	150	mV	2

NOTE

2. The relation between V_{IX} Min/Max and V_{SEL}/V_{SEH} should satisfy following. $(V_{DD}/2) + V_{IX}(Min) - V_{SEL} \ge 25mV$ $V_{SEH} - ((V_{DD}/2) + V_{IX}(Max)) \ge 25mV$

8.5 Slew rate definition for Differential Input Signals

See 14.3 "Address/Command Setup, Hold and Derating:" on page 48 for single-ended slew rate definitions for address and command signals. See 14.4 "Data Setup, Hold and Slew Rate Derating:" on page 54 for single-ended slew rate definitions for data signals.

8.6 Slew rate definitions for Differential Input Signals

Input slew rate for differential signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) are defined and measured as shown in Table 13 and Figure 5.

[Table 13] Differential input slew rate definition

Description	Measured		Defined by
Description	From	То	Defined by
Differential input slew rate for rising edge (CK-CK and DQS-DQS)	V _{ILdiffmax}	V _{IHdiffmin}	V _{IHdiffmin} - V _{ILdiffmax} Delta TRdiff
Differential input slew rate for falling edge (CK-CK and DQS-DQS)	V _{IHdiffmin}	V _{ILdiffmax}	V _{IHdiffmin} - V _{ILdiffmax} Delta TFdiff

NOTE

The differential signal (i.e. CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$) must be linear between these thresholds




Figure 5. Differential Input Slew Rate definition for DQS, DQS, and CK, CK



^{1.} Extended range for VIX is only allowed for clock and if single-ended clock input signals CKand CK are monotonic, have a single-ended swing VSEL / VSEH of at least VDD/2 ±250 mV, and the differential slew rate of CK-CK is larger than 3 V/ ns. Refer to Table 11 on page 14 for V_{SEL} and V_{SEH} standard values.

9. AC & DC Output Measurement Levels

9.1 Single-ended AC & DC Output Levels

[Table 14] Single-ended AC & DC output levels

Symbol	Parameter	DDR3-800/1066/1333/1600/1866/2133	Units	NOTE
V _{OH} (DC)	DC output high measurement level (for IV curve linearity)	0.8 x V _{DDQ}	V	
V _{OM} (DC)	DC output mid measurement level (for IV curve linearity)	0.5 x V _{DDQ}	V	
V _{OL} (DC)	DC output low measurement level (for IV curve linearity)	0.2 x V _{DDQ}	V	
V _{OH} (AC)	AC output high measurement level (for output SR)	V _{TT} + 0.1 x V _{DDQ}	V	1
V _{OL} (AC)	AC output low measurement level (for output SR)	V _{TT} - 0.1 x V _{DDQ}	V	1

NOTE : 1. The swing of +/-0.1 x V_{DDQ} is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to V_{TT} = $V_{DDQ}/2$.

9.2 Differential AC & DC Output Levels

[Table 15] Differential AC & DC output levels

Symbol	Parameter	DDR3-800/1066/1333/1600/1866/2133	Units	NOTE
V _{OHdiff} (AC)	AC differential output high measurement level (for output SR)	+0.2 x V _{DDQ}	V	1
V _{OLdiff} (AC)	AC differential output low measurement level (for output SR)	-0.2 x V _{DDQ}	V	1

NOTE : 1. The swing of +/-0.2xV_{DDQ} is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to V_{TT}=V_{DDQ}/2 at each of the differential outputs.

9.3 Single-ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL}(AC)$ and $V_{OH}(AC)$ for single ended signals as shown in Table 16 and Figure 6.

[Table 16] Single-ended output slew rate definition

Description	Meas	ured	Defined by
Description	From	То	Defined by
Single ended output slew rate for rising edge	V _{OL} (AC)	V _{OH} (AC)	V _{OH} (AC)-V _{OL} (AC) Delta TRse
Single ended output slew rate for falling edge	V _{OH} (AC)	V _{OL} (AC)	V _{OH} (AC)-V _{OL} (AC) Delta TFse

NOTE: Output slew rate is verified by design and characterization, and may not be subject to production test.

[Table 17] Single-ended output slew rate

Parameter Symbo	Symbol	DDR3-800 DDR3-1066 D		DDR3-1333 DDR3-1600		-1600	DDR3-1866		DDR3-2133		Units			
	Syllibol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Office
Single ended output slew rate	SRQse	2.5	5	2.5	5	2.5	5	2.5	5	2.5	5 ¹⁾	2.5	5 ¹⁾	V/ns

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se : Single-ended Signals For Ron = RZQ/7 setting

NOTE: 1) In two cased, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane.

- Case_1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low of low to high) while all remaining DQ signals in the same byte lane are static (i.e they stay at either high or low).
- Case_2 is defined for a single DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction, the regular maximum limit of 5 V/ns applies.




Figure 6. Single-ended Output Slew Rate Definition



9.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OLdiff}(AC)$ and $V_{OH-diff}(AC)$ for differential signals as shown in Table 18 and Figure 7.

[Table 18] Differential output slew rate definition

Description	Meas	ured	Defined by
Description	From	То	Defined by
Differential output slew rate for rising edge	V _{OLdiff} (AC)	V _{OHdiff} (AC)	V _{OHdiff} (AC)-V _{OLdiff} (AC) Delta TRdiff
Differential output slew rate for falling edge	V _{OHdiff} (AC)	V _{OLdiff} (AC)	V _{OHdiff} (AC)-V _{OLdiff} (AC) Delta TFdiff

NOTE: Output slew rate is verified by design and characterization, and may not be subject to production test.

[Table 19] Differential output slew rate

Parameter S	Symbol	DDR3-800 DDR3-1066 DI		DDR3-1333 DDR3-		3-1600 DDR3		3-1866 DDR3-2133		Units				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ullits
Differential output slew rate	SRQdiff	5	10	5	10	5	10	5	10	5	12	5	12	V/ns

Description : SR : Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff : Differential Signals For Ron = RZQ/7 setting




Figure 7. Differential Output Slew Rate Definition

9.5 Reference Load for AC Timing and Output Slew Rate

Figure 8 represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 8. Reference Load for AC Timing and Output Slew Rate



9.6 Overshoot/Undershoot Specification

9.6.1 Address and Control Overshoot and Undershoot specifications

[Table 20] AC overshoot/undershoot specification for Address and Control pins (A0-A12, BA0-BA2. CS. RAS. CAS. WE. CKE, ODT)

Parameter			Specif	ication			Unit	
raiametei	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133	Oille	
Maximum peak amplitude allowed for overshoot area (See Figure 9)	0.4V	0.4V	0.4V	0.4V	0.4V	0.4V	V	
Maximum peak amplitude allowed for undershoot area (See Figure 9)	0.4V	0.4V	0.4V	0.4V	0.4V	0.4V	V	
Maximum overshoot area above V _{DD} (See Figure 9)	0.67V-ns	0.5V-ns	0.4V-ns	0.33V-ns	0.28V-ns	0.25V-ns	V-ns	
Maximum undershoot area below V _{SS} (See Figure 9)	0.67V-ns	0.5V-ns	0.4V-ns	0.33V-ns	0.28V-ns	0.25V-ns	V-ns	




Figure 9. Address and Control Overshoot and Undershoot Definition

9.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications

[Table 21] AC overshoot/undershoot specification for Clock, Data, Strobe and Mask (DQ, DQS, DQS, DM, CK, CK)

Parameter	Specification							
rai ailietei	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133	Unit	
Maximum peak amplitude allowed for overshoot area (See Figure 10)	0.4V	0.4V	0.4V	0.4V	0.4V	0.4V	٧	
Maximum peak amplitude allowed for undershoot area (See Figure 10)	0.4V	0.4V	0.4V	0.4V	0.4V	0.4V	V	
Maximum overshoot area above V _{DDQ} (See Figure 10)	0.25V-ns	0.19V-ns	0.15V-ns	0.13V-ns	0.11V-ns	0.10V-ns	V-ns	
Maximum undershoot area below V _{SSQ} (See Figure 10)	0.25V-ns	0.19V-ns	0.15V-ns	0.13V-ns	0.11V-ns	0.10V-ns	V-ns	




Figure 10. Clock, Data, Strobe and Mask Overshoot and Undershoot Definition



9.7 34ohm Output Driver DC Electrical Characteristics

A functional representation of the output buffer is shown below. Output driver impedance RON is defined by the value of external reference resistor RZQ as follows:

 RON_{34} = RZQ/7 (Nominal 34.3ohms +/- 10% with nominal RZQ=240ohm)

The individual Pull-up and Pull-down resistors (RONpu and RONpd) are defined as follows

RONpu =
$$\frac{V_{DDQ}-V_{OUT}}{I \text{ lout } I}$$
 under the condition that RONpd is turned off}

RONpd = $\frac{V_{OUT}}{I \text{ lout } I}$ under the condition that RONpu is turned off}




Figure 11. Output Driver: Definition of Voltages and Currents

[Table 22] Output Driver DC Electrical Characteristics, assuming RZQ=240ohms; entire operating temperature range; after proper ZQ calibration

RONnom	Resistor	Vout	Min	Nom	Max	Units	NOTE
		$V_{OLdc} = 0.2 \times V_{DDQ}$	0.6	1.0	1.1		1,2,3
	RON34pd	V _{OMdc} = 0.5 x V _{DDQ}	0.9	1.0	1.1		1,2,3
34Ohms		V _{OHdc} = 0.8 x V _{DDQ}	0.9	1.0	1.4	RZQ/7	1,2,3
34011118		$V_{OLdc} = 0.2 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/I	1,2,3
	RON34pu	$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.1		1,2,3
		$V_{OHdc} = 0.8 \times V_{DDQ}$	0.6	1.0	1.1		1,2,3
		$V_{OLdc} = 0.2 \times V_{DDQ}$	0.6	1.0	1.1		1,2,3
	RON40pd	$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.1		1,2,3
40Ohms		V_{OHdc} = 0.8 x V_{DDQ}	0.9	1.0	1.4	RZQ/6	1,2,3
400111115		$V_{OLdc} = 0.2 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/0	1,2,3
	RON40pu	$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.1		1,2,3
		V_{OHdc} = 0.8 x V_{DDQ}	0.6	1.0	1.1		1,2,3
	Mismatch between Pull-up and Pull-down, MMpupd		-10		10	%	1,2,4

NOTE:

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity
- 2. The tolerance limits are specified under the condition that V_{DDQ} = V_{DD} and that V_{SSQ} = V_{SS}
- 3. Pull-down and pull-up output driver impedance are recommended to be calibrated at 0.5 X V_{DDQ}. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.2 X V_{DDQ} and 0.8 X V_{DDQ}
- 4. Measurement definition for mismatch between pull-up and pull-down, MMpupd: Measure RONpu and RONpd. both at 0.5 X V_{DDQ}:

$$MMpupd = \frac{RONpu - RONpd}{RONnom} \times 100$$



9.7.1 Output Drive Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to Table 23 and Table 24.

 $\Delta T = T - T(@calibration); \quad \Delta V = V_{DDQ} - V_{DDQ} (@calibration); \quad V_{DD} = V_{DDQ}$

*dR_{ON}dT and dR_{ON}dV are not subject to production test but are verified by design and characterization

[Table 23] Output Driver Sensitivity Definition

	Min	Max	Units
RONPU@V _{OHDC}	0.6 - dR _{ON} dTH * ΔT - dR _{ON} dVH * ΔV	1.1 + $dR_{ON}dTH * \Delta T + dR_{ON}dVH * \Delta V $	RZQ/7
RON@V _{OMDC}	0.9 - dR _{ON} dTM * ΔT - dR _{ON} dVM * ΔV	1.1 + dR _{ON} dTM * ΔT + dR _{ON} dVM * ΔV	RZQ/7
RONPD@ _{VOLDC}	$0.6 - dR_{ON}dTL * \Delta T - dR_{ON}dVL * \Delta V $	1.1 + $dR_{ON}dTL * \Delta T + dR_{ON}dVL * \Delta V $	RZQ/7

[Table 24] Output Driver Voltage and Temperature Sensitivity

Speed Bin	DDR3-800	/1066/1333	DDR3-160	0/1866/2133	Units
	Min	Max	Min	Max	Units
dR _{ON} dTM	0	1.5	0	1.5	%/°C
dR _{ON} dVM	0	0.15	0	0.13	%/mV
dR _{ON} dTL	0	1.5	0	1.5	%/°C
dR _{ON} dVL	0	0.15	0	0.13	%/mV
dR _{ON} dTH	0	1.5	0	1.5	%/°C
dR _{ON} dVH	0	0.15	0	0.13	%/mV

9.8 On-Die Termination (ODT) Levels and I-V Characteristics

On-Die Termination effective resistance RTT is defined by bits A9, A6 and A2 of MR1 register.

ODT is applied to the DQ,DM, DQS/DQS and TDQS,TDQS (x8 devices only) pins.

A functional representation of the on-die termination is shown below. The individual pull-up and pull-down resistors (RTTpu and RTTpd) are defined as follows:

$$RTTpu = \frac{V_{DDQ} - V_{OUT}}{I \text{ lout } I} \quad \text{under the condition that RTTpd is turned off}$$

$$RTTpd = \frac{V_{OUT}}{I \text{ lout } I} \quad \text{under the condition that RTTpu is turned off}$$




Figure 12. On-Die Termination: Definition of Voltages and Currents



9.8.1 ODT DC Electrical Characteristics

Table 25 provides and overview of the ODT DC electrical characteristics. They values for $RTT_{60pd120}$, $RTT_{60pu120}$, $RTT_{120pu240}$, $RTT_{120pu240}$, RTT_{40pu80} , RTT_{40pu80} , RTT_{30pu60} , RTT_{30pu60} , RTT_{30pu60} , RTT_{20pu40} are not specification requirements, but can be used as design guide lines:

[Table 25] ODT DC Electrical Characteristics, assuming RZQ=240ohm +/- 1% entire operating temperature range; after proper ZQ calibration

MR1 (A9,A6,A2)	RTT	RESISTOR	Vout	Min	Nom	Max	Unit	NOTE						
			V _{OL} (DC) 0.2XV _{DDQ}	0.6	1.0	1.1	R _{ZQ}	1,2,3,4						
		RTT _{120pd240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ}	1,2,3,4						
			V _{OH} (DC) 0.8XV _{DDQ}	0.9	1.0	1.4	R _{ZQ}	1,2,3,4						
(0,1,0)	120 ohm		V _{OL} (DC) 0.2XV _{DDQ}	0.9	1.0	1.4	R _{ZQ}	1,2,3,4						
		RTT _{120pu240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ}	1,2,3,4						
			V _{OH} (DC) 0.8XV _{DDQ}	0.6	1.0	1.1	R _{ZQ}	1,2,3,4						
		RTT ₁₂₀	V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.6	R _{ZQ} /2	1,2,5						
			V _{OL} (DC) 0.2XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /2	1,2,3,4						
		RTT _{60pd240}	$0.5XV_{\mathrm{DDQ}}$	0.9	1.0	1.1	R _{ZQ} /2	1,2,3,4						
			V _{OH} (DC) 0.8XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /2	1,2,3,4						
(0,0,1)	60 ohm		V _{OL} (DC) 0.2XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /2	1,2,3,4						
		RTT _{60pu240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /2	1,2,3,4						
			V _{OH} (DC) 0.8XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /2	1,2,3,4						
		RTT ₆₀	V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.6	R _{ZQ} /4	1,2,5						
			V _{OL} (DC) 0.2XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /3	1,2,3,4						
		RTT _{40pd240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /3	1,2,3,4						
	(0,1,1) 40 ohm		V _{OH} (DC) 0.8XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /3	1,2,3,4						
(0,1,1)			V _{OL} (DC) 0.2XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /3	1,2,3,4						
		RTT _{40pu240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /3	1,2,3,4						
										V _{OH} (DC) 0.8XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /3
		RTT ₄₀	V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.6	R _{ZQ} /6	1,2,5						
			V _{OL} (DC) 0.2XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /4	1,2,3,4						
		RTT _{60pd240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /4	1,2,3,4						
			V _{OH} (DC) 0.8XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /4	1,2,3,4						
(1,0,1)	30 ohm		V _{OL} (DC) 0.2XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /4	1,2,3,4						
		RTT60 _{pu240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /4	1,2,3,4						
			V _{OH} (DC) 0.8XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /4	1,2,3,4						
		RTT ₆₀	V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.6	R _{ZQ} /8	1,2,5						
			V _{OL} (DC) 0.2XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /6	1,2,3,4						
		RTT _{60pd240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /6	1,2,3,4						
			V _{OH} (DC) 0.8XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /6	1,2,3,4						
(1,0,0)	20 ohm		V _{OL} (DC) 0.2XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /6	1,2,3,4						
		RTT _{60pu240}	$0.5XV_{\mathrm{DDQ}}$	0.9	1.0	1.1	R _{ZQ} /6	1,2,3,4						
			V _{OH} (DC) 0.8XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /6	1,2,3,4						
	RTT ₆₀ V _{IL} (AC) to V _{IH} (AC)				1.0	1.6	R _{ZQ} /12	1,2,5						
Deviation of V _M w.r.t	V _{DDQ} /2, ΔVM			-5		5	%	1,2,5,6						
						·		i						



NOTE:

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity
- 2. The tolerance limits are specified under the condition that $V_{DDQ} = V_{DD}$ and that $V_{SSQ} = V_{SS}$
- Pull-down and pull-up ODT resistors are recommended to be calibrated at 0.5XV_{DDQ}. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.2XV_{DDQ} and 0.8XV_{DDQ}.
- 4. Not a specification requirement, but a design guide line
- 5. Measurement definition for RTT:

Apply V_{IH}(AC) to pin under test and measure current I(V_{IH}(AC)), then apply V_{IL}(AC) to pin under test and measure current I(V_{IL}(AC)) respectively

RTT =
$$\frac{V_{IH}(AC) - V_{IL}(AC)}{I(V_{IH}(AC)) - I(V_{IL}(AC))}$$

6. Measurement definition for V_M and ΔV_M : Measure voltage (V_M) at test pin (midpoint) with no load

$$\Delta V_{M} = \left(\frac{2 \times V_{M}}{V_{DDQ}} - 1\right) \times 100$$

9.8.2 ODT Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to table below

$$\Delta T = T - T(@calibration); \quad \Delta V = V_{DDQ} - V_{DDQ} (@calibration); \quad V_{DD} = V_{DDQ}$$

[Table 26] ODT Sensitivity Definition

	Min	Max	Units
RTT	0.9 - dR _{TT} dT * ΔT - dR _{TT} dV * ΔV	1.6 + $dR_{TT}dT * \Delta T + dR_{TT}dV * \Delta V $	RZQ/2,4,6,8,12

[Table 27] ODT Voltage and Temperature Sensitivity

	Min	Max	Units
dR _{TT} dT	0	1.5	%/°C
dR _{TT} dV	0	0.15	%/mV

NOTE: These parameters may not be subject to production test. They are verified by design and characterization.



9.9 ODT Timing Definitions

9.9.1 Test Load for ODT Timings

Different than for timing measurements, the reference load for ODT timings is defined in Figure 13.




Figure 13. ODT Timing Reference Load

9.9.2 ODT Timing Definitions

Definitions for tAON, tAONPD, tAOF, tAOFPD and tADC are provided in Table 28 and subsequent figures. Measurement reference settings are provided in Table 29.

[Table 28] ODT Timing Definitions

Symbol	Begin Point Definition	End Point Definition	Figure
tAON	Rising edge of CK - CK defined by the end point of ODTLon	Extrapolated point at V _{SSQ}	Figure 14
tAONPD	Rising edge of CK - CK with ODT being first registered high	Extrapolated point at V _{SSQ}	Figure 15
tAOF	Rising edge of CK - CK defined by the end point of ODTLoff	End point: Extrapolated point at V _{RTT_Nom}	Figure 16
tAOFPD	Rising edge of CK - CK with ODT being first registered low	End point: Extrapolated point at V _{RTT_Nom}	Figure 17
tADC	Rising edge of CK - CK defined by the end point of ODTLcnw, ODTLcwn4 of ODTLcwn8	End point: Extrapolated point at V _{RTT_Wr} and V _{RTT_Nom} respectively	Figure 18

[Table 29] Reference Settings for ODT Timing Measurements

Measured Parameter	RTT_Nom Setting	RTT_Wr Setting	V _{SW1} [V]	V _{SW2} [V]	NOTE
tAON	R _{ZQ} /4	NA	0.05	0.10	
IAON	R _{ZQ} /12	NA	0.10	0.20	
tAONPD	R _{ZQ} /4	NA	0.05	0.10	
IAONED	R _{ZQ} /12	NA	0.10	0.20	
tAOF	R _{ZQ} /4	NA	0.05	0.10	
IAOF	R _{ZQ} /12	NA	0.10	0.20	
tAOFPD	R _{ZQ} /4	NA	0.05	0.10	
IAOFPD	R _{ZQ} /12	NA	0.10	0.20	
tADC	R _{ZQ} /12	R _{ZQ} /2	0.20	0.30	






Figure 14. Definition of tAON




Figure 15. Definition of tAONPD




Figure 16. Definition of tAOF






Figure 17. Definition of tAOFPD




Figure 18. Definition of tADC



10. IDD Current Measure Method

10.1 IDD Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure 19 shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, IDD6TC and IDD7) are measured as time-averaged currents with all V_{DD} balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all V_{DDQ} balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 20. In DRAM module application, IDDQ cannot be measured separately since V_{DD} and V_{DDQ} are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as $V_{IN} \le V_{IL}AC(max)$.
- "1" and "HIGH" is defined as $V_{IN} >= V_{IH}AC(min)$.
- "FLOATING" is defined as inputs are V_{REF} = V_{DD} / 2.
- "Timing used for IDD and IDDQ Measured Loop Patterns" are provided in Table 30
- "Basic IDD and IDDQ Measurement Conditions" are described in Table 31
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 32 on page 31 through Table 39.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting RON = RZQ/7 (34 Ohm in MR1);

Qoff = 0B (Output Buffer enabled in MR1);

RTT_Nom = RZQ/6 (40 Ohm in MR1);

 $RTT_Wr = RZQ/2$ (120 Ohm in MR2);

TDQS Feature disabled in MR1

- Attention: The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define $\underline{D} = {\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}} := {HIGH, LOW, LOW, LOW}$
- Define $\overline{D} = {\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}} := {HIGH, HIGH, HIGH}$
- RESET Stable time is: During a Cold Bood RESET (Initialization), current reading is valid once power is stable and RESET has been LOW for 1ms; During Warm Boot RESET(while operating), current reading is valid after RESET has been LOW for 200ns + tRFC

[Table 30] Timing used for IDD and IDDQ Measured - Loop Patterns

B		DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133	1114
Paramete	er Bin	6-6-6	7-7-7	9-9-9	11-11-11	13-13-13	14-14-14	Unit
tCKmin(IDD)		2.5	1.875	1.5	1.25	1.07	0.935	ns
CL(IDD)		6	7	9	11	13	14	nCK
tRCDmin(IDD)	6	7	9	11	13	14	nCK
tRCmin(IDD)		21	27	33	39	45	50	nCK
tRASmin(IDD)	15	20	24	28	32	36	nCK
tRPmin(IDD)		6	7	9	11	13	14	nCK
4EA\A((IDD)	x4/x8 16		20	20	24	26	27	nCK
tFAW(IDD)	x16	20	27	30	32	33	38	nCK
+DDD/IDD)	x4/x8 4		4	4	5	5	6	nCK
tRRD(IDD)	x16	4	6	5	6	6	7	nCK
tRFC(IDD) - 5	12Mb	36	48	60	72	85	97	nCK
tRFC(IDD) - 1	Gb	44	59	74	88	103	118	nCK
tRFC(IDD) - 2	2Gb	64	86	107	128	150	172	nCK
tRFC(IDD) - 4	lGb	120	160	200	240	281	321	nCK
tRFC(IDD) - 8	3Gb	140	187	234	280	328	375	nCK






Figure 19. Measurement Setup and Test Load for IDD and IDDQ Measurements




Figure 20. Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.



[Table 31] Basic IDD and IDDQ Measurement Conditions

Symbol	Description
IDD0	Operating One Bank Active-Precharge Current CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: High between ACT and PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 32 on page 31; Data IO: FLOATING; DM:stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table 32); Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 32
IDD1	Operating One Bank Active-Read-Precharge Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: High between ACT, RD and PRE; Command, Address, Bank Address Inputs, Data IO: partially toggling according to Table 33 on page 32; DM:stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table 33); Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: stable at 0; Pattern Details: see Table 33
IDD2N	Precharge Standby Current CKE: High; External clock: On; tCK, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 34 on page 32; Data IO: FLOATING; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 34
IDD2NT	Precharge Standby ODT Current CKE: High; External clock: On; tCK, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially tog- gling according to Table 35 on page 33; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: toggling according to Table 35; Pattern Details: see Table 35
IDDQ2NT	Precharge Standby ODT IDDQ Current Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
IDD2P0	Precharge Power-Down Current Slow Exit CKE: Low; External clock: On; tCK, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: FLOATING; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Precharge Power Down Mode: Slow Exi ³⁾
IDD2P1	Precharge Power-Down Current Fast Exit CKE: Low; External clock: On; tCK, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: FLOATING; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Precharge Power Down Mode: Fast Exit ³⁾
IDD2Q	Precharge Quiet Standby Current CKE: High; External clock: On; tCK, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: FLOATING; DM:stable at 0;Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0
IDD3N	Active Standby Current CKE: High; External clock: On; tCK, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 34 on page 32; Data IO: FLOATING; DM:stable at 0;Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 34
IDD3P	Active Power-Down Current CKE: Low; External clock: On; tCK, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0
IDD4R	Operating Burst Read Current CKE: High; External clock: On; tCK, CL: see Table 30 on page 26; BL: 8 ¹); AL: 0; CS: High between RD; Command, Address, Bank Address Inputs: partially toggling according to Table 36 on page 33; Data IO: seamless read data burst with different data between one burst and the next one according to Table 36; DM:stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2, (see Table 7 on page 11); Output Buffer and RTT: Enabled in Mode Registers ²); ODT Signal: stable at 0; Pattern Details: see Table 36
IDDQ4R	Operating Burst Read IDDQ Current Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
IDD4W	Operating Burst Write Current CKE: High; External clock: On; tCK, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: High between WR; Command, Address, Bank Address Inputs: partially toggling according to Table 37 on page 34; Data IO: seamless write data burst with different data between one burst and the next one according to Table 37; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, (see Table 37); Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at HIGH; Pattern Details: see Table 37
IDD5B	Burst Refresh Current CKE: High; External clock: On; tCK, CL, nRFC: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: 0; CS: High between REF; Command, Address, Bank Address Inputs: partially toggling according to Table 38 on page 34; Data IO: FLOATING; DM:stable at 0; Bank Activity: REF command every nRFC (see Table 38); Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 38
IDD6	Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Auto Self-Refresh (ASR): Disabled ⁴); Self-Refresh Temperature Range (SRT): Normal ^e); CKE: Low; External clock: Off; CK and CK: LOW; CL: see Table 30 on page 26; BL: 8 ¹); AL: 0; CS, Command, Address, Bank Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ²); ODT Signal: FLOATING



[Table 31] Basic IDD and IDDQ Measurement Conditions

Symbol	Description
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see Table 30 on page 26; BL: 8 ¹⁾ ; AL: CL-1; CS: High between ACT and RDA; Command, Address, Bank Address Inputs: partially toggling according to Table 39 on page 35; Data IO: read data bursts with different data between one burst and the next one according to Table 39; DM:stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing, see Table 39; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 39
IDD8	RESET Low Current RESET : Low; External clock : off; CK and CK : LOW; CKE : FLOATING ; CS, Command, Address, Bank Address, Data IO : FLOATING ; ODT Signal : FLOATING

NOTE:

- 1) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- 2) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B
- 3) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit
- 4) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature
- 5) Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range
- 6) Read Burst type: Nibble Sequential, set MR0 A[3]=0B



[Table 32] IDD0 Measurement - Loop Pattern¹⁾

CK/CK	CKE	Sub-Loop	Cycle	Command	SO	RAS	CAS	WE	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²⁾
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	\overline{D} , \overline{D}	1	1	1	1	0	0	00	0	0	0	0	-
				repeat p	oattern 1	4 until	nRAS -	1, trunca	ate if ned	essary						
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
				repeat	oattern 1	4 until	nRC - 1	, truncat	te if nece	ssary						
			1*nRC + 0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC + 1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
<u>و</u> ر	High		1*nRC + 3, 4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic F		•••	repeat	oattern 1	4 until	1*nRC	+ nRAS	- 1, trunc	cate if ne	ecessary					
ᅌ	Static		1*nRC + nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	
				repeat	14 unti	l 2*nRC	- 1, trun	cate if ne	ecessary	1						
		1	2*nRC	repeat :	Sub-Loo	p 0, use	BA[2:0]	= 1 inst	ead							
		2	4*nRC	repeat :	Sub-Loo	p 0, use	BA[2:0]	= 2 inst	ead							
		3	6*nRC	repeat Sub-Loop 0, use BA[2:0] = 3 instead												
		4	8*nRC	repeat :	Sub-Loo	p 0, use	BA[2:0]	= 4 inst	ead							
		5	10*nRC	repeat :	Sub-Loo	p 0, use	BA[2:0]	= 5 inst	ead							
		6	12*nRC	repeat	Sub-Loo	p 0, use	BA[2:0]	= 6 inst	ead							
		7	14*nRC	repeat Sub-Loop 0, use BA[2:0] = 7 instead												



NOTE:

1. DM must be driven LOW all the time. DQS, DQS are MID-LEVEL.

2. DQ signals are MID-LEVEL.

[Table 33] IDD1 Measurement - Loop Pattern¹⁾

CK/CK	СКЕ	Sub-Loop	Cycle Number	Command	SS	RAS	CAS	WE	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²⁾
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	0	0	-
				repeat patte	rn 14	until n	RCD- 1	, trunca	ate if ne	cessar	у					
			nRCD	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
				repeat patte	rn 14	until n	RAS - 1	l, trunca	ate if ne	ecessa	ſy					
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
				repeat patte	rn 14	until n	RC - 1,	truncat	e if ned	essary	,					
			1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC + 1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
ور	ligh		1*nRC + 3, 4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	Static High		•••	repeat patte	rn nRC	+ 1,,	4 until	nRC +	nRCD	- 1, tru	ncate if	necess	sary			
ᅌ	Sta		1*nRC + nRCD	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
				repeat patte	rn nRC	+ 1,,	4 until	nRC +	nRAS -	1, trun	cate if ı	necess	ary			
			1*nRC + nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
				repeat patte	rn nRC	+ 1,,	4 until	2 * nR(C - 1, tr	uncate	if nece	ssary				
		1	2*nRC	repeat Sub-l	Loop 0	use B	A[2:0]	= 1 inst	ead							
		2	4*nRC	repeat Sub-l	Loop 0	use B	A[2:0]	= 2 inst	ead							
		3	6*nRC	repeat Sub-l	Loop 0	use B	A[2:0]	= 3 inst	ead							
		4	8*nRC	repeat Sub-l	Loop 0	use B	A[2:0]	= 4 inst	ead							
		5	10*nRC	repeat Sub-l	Loop 0	use B	A[2:0]	= 5 inst	ead							
		6	12*nRC	repeat Sub-l	Loop 0	use B	A[2:0]	= 6 inst	ead							
		7	14*nRC	repeat Sub-l	Loop 0	use B	A[2:0]	= 7 inst	ead							

- NOTE:

 1. DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.

 2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

[Table 34] IDD2 and IDD3N Measurement - Loop Pattern¹⁾

	Table 34 Jubb 2 and ibb 34 Measurement - Loop Fattern 7																	
CK/CK	CKE	Sub-Loop	Cycle	Command	<u>so</u>	RAS	CAS	WE	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²⁾		
		0	0	D	1	0	0	0	0	0	00	0	0	0	0	-		
			1	D	1	0	0	0	0	0	00	0	0	0	0	-		
			2	D	1	1	1	1	0	0	00	0	0	F	0	-		
			3	D	1	1	1	1	0	0	00	0	0	F	0	-		
βį	High	1	4-7	repeat Sub-	peat Sub-Loop 0, use BA[2:0] = 1 instead													
toggling		2	8-11	repeat Sub-	Loop 0	use E	BA[2:0]	= 2 ins	tead									
\$	Static	3	12-15	repeat Sub-	Loop 0	use E	BA[2:0]	= 3 ins	tead									
		4	16-19	repeat Sub-Loop 0, use BA[2:0] = 4 instead														
		5	20-23	repeat Sub-Loop 0, use BA[2:0] = 5 instead														
		6	24-27	repeat Sub-	Loop 0	use E	BA[2:0]	= 6 ins	tead									
		7	28-31	repeat Sub-	Loop 0	use E	BA[2:0]	= 7 ins	tead									

- 1. DM must be driven Low all the time. DQS, DQS are MID-LEVEL.
 2. DQ signals are MID-LEVEL.



[Table 35] IDD2NT and IDDQ2NT Measurement - Loop Pattern¹⁾

CK/CK	CKE	Sub-Loop	Cycle Number	Command	<u>so</u>	RAS	CAS	<u>aw</u>	тао	BA[2:0]	A[15:11]	A[10]	[2:6]A	[E:9]A	A[2:0]	Data ²⁾
		0	0	D	1	0	0	0	0	0	00	0	0	0	0	-
			1	D	1	0	0	0	0	0	00	0	0	0	0	
			2	D	1	1	1	1	0	0	00	0	0	F	0	
			3	D	1	1	1	1	0	0	00	0	0	F	0	
g	High	1	4-7	repeat Sub-	Loop 0	, but OI	DT = 0	and BA	[2:0] =	1						
toggling	fic H	2	8-11	repeat Sub-	Loop 0	, but OI	DT = 1	and BA	[2:0] =	2						
ğ	Static	3	12-15	repeat Sub-	Loop 0	, but O l	DT = 1	and BA	[2:0] =	3						
		4	16-19	repeat Sub-	Loop 0	, but O l	DT = 0	and BA	[2:0] =	4						
		5	20-23	repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 5												
		6	24-27	repeat Sub-	Loop 0	, but O l	DT = 1	and BA	[2:0] =	6						
		7	28-31	repeat Sub-	Loop 0	, but O l	DT = 1	and BA	[2:0] =	7						
NOT																

1. DM must be driven Low all the time. DQS, \overline{DQS} are MID-LEVEL.

2. DQ signals are MID-LEVEL.

[Table 36] IDD4R and IDDQ4R Measurement - Loop Pattern¹⁾

CK/CK	CKE	Sub-Loop	Cycle	Command	SS	RAS	CAS	WE	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²⁾
		0	0	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
			2,3	$\overline{D},\overline{D}$	1	1	1	1	0	0	00	0	0	0	0	-
			4	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	00	0	0	F	0	-
ρ	High		6,7	$\overline{D},\overline{D}$	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic H	1	8-15	repeat Sub-	Loop 0	, but B	A[2:0] =	= 1								
\$	Static	2	16-23	repeat Sub-	Loop 0	, but B	A[2:0] =	= 2								
		3	24-31	repeat Sub-	Loop 0	, but B	A[2:0] =	= 3								
		4	32-39	repeat Sub-Loop 0, but BA[2:0] = 4												
		5	40-47	repeat Sub-	Loop 0	, but B	A[2:0] =	= 5								
	•	6	48-55	repeat Sub-Loop 0, but BA[2:0] = 6												
		7	56-63	repeat Sub-	Loop 0	, but B	A[2:0] =	= 7								

- 1. DM must be driven LOW all the time. DQS, DQS are used according to WR Commands, otherwise MID-LEVEL.
 2. Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.



DDR3 SDRAM

[Table 37] IDD4W Measurement - Loop Pattern¹⁾

CK/CK	СКЕ	Sub-Loop	Cycle	Command	SS	RAS	CAS	WE	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²⁾
		0	0	WR	0	1	0	0	1	0	00	0	0	0	0	0000000
			1	D	1	0	0	0	1	0	00	0	0	0	0	-
			2,3	$\overline{D},\overline{D}$	1	1	1	1	1	0	00	0	0	0	0	-
			4	WR	0	1	0	0	1	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	00	0	0	F	0	-
ρί	High		6,7	D,D	1	1	1	1	1	0	00	0	0	F	0	-
toggling	lic H	1	8-15	repeat Sub-l	Loop 0	, but B	A[2:0] =	= 1								
\$	Static	2	16-23	repeat Sub-l	Loop 0	, but B	۹[2:0] -	= 2								
		3	24-31	repeat Sub-l	Loop 0	, but B	۹[2:0] -	= 3								
		4	32-39	repeat Sub-Loop 0, but BA[2:0] = 4												
		5	40-47	repeat Sub-Loop 0, but BA[2:0] = 5												
		6	48-55	repeat Sub-Loop 0, but BA[2:0] = 6												
		7	56-63	repeat Sub-l	Loop 0	, but B	4[2:0] =	= 7								

- 1. DM must be driven LOW all the time. DQS, DQS are used according to WR Commands, otherwise MID-LEVEL.
 2. Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.

[Table 38] IDD5B Measurement - Loop Pattern¹⁾

CK/CK	CKE	Sub-Loop	Cycle	Command	<u>so</u>	RAS	CAS	WE	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²⁾	
		0	0	REF	0	0	0	1	0	0	00	0	0	0	0	-	
		1	1,2	D	1	0	0	0	0	0	00	0	0	0	0	-	
			3,4	$\overline{D},\overline{D}$	1	1	1	1	0	0	00	0	0	F	0	-	
			58	repeat cycles 14, but BA[2:0] = 1													
Б	High		912	repeat cycles 14, but BA[2:0] = 2													
toggling	tic H		1316	repeat cycle	s 14,	but BA	\[2:0] =	: 3									
ţ	Static		1720	repeat cycle	s 14,	but BA	\[2:0] =	4									
			2124	repeat cycle	s 14,	but B /	\[2:0] =	: 5									
			2528	repeat cycles 14, but BA[2:0] = 6													
			2932	repeat cycle	s 14,	but BA	A[2:0] =	· 7									
		2	33nRFC - 1	repeat Sub-	Loop	1, until	nRFC	- 1. Tru	ıncate,	if nece	ssary.						

NOTE:

- 1. DM must be driven LOW all the time. DQS, \overline{DQS} are MID-LEVEL. 2. DQ signals are MID-LEVEL.



[Table 39] IDD7 Measurement - Loop Pattern¹⁾

CK/CK	CKE	Sub-Loop	Cycle Number	Command	SO	RAS	CAS	WE	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²⁾					
			0	ACT	0	0	1	1	0	0	00	0	0	0	0	-					
			1	RDA	0	1	0	1	0	0	00	1	0	0	0	00000000					
		0	2	D	1	0	0	0	0	0	00	0	0	0	0	-					
				repeat abov	e D Co	mmano	d until n	RRD -	1		•	•		•							
			nRRD	ACT	0	0	1	1	0	1	00	0	0	F	0	-					
		1	nRRD + 1	RDA	0	1	0	1	0	1	00	1	0	F	0	00110011					
		'	nRRD + 2	D	1	0	0	0	0	1	00	0	0	F	0	-					
				repeat abov	at above D Command until 2*nRRD-1																
		2	2 * nRRD	repeat Sub-	epeat Sub-Loop 0, but BA[2:0] = 2																
		3	3 * nRRD	repeat Sub-	peat Sub-Loop 1, but BA[2:0] = 3																
		4	4 * DDD	D	1	0	0	0	0	3	00	0	0	F	0	-					
		4	4 * nRRD	Assert and repeat above D Command until nFAW - 1, if necessary																	
		5	nFAW	repeat Sub-	repeat Sub-Loop 0, but BA[2:0] = 4																
		6	nFAW+nRRD	repeat Sub-	epeat Sub-Loop 1, but BA[2:0] = 5																
		7	nFAW+2*nRRD	repeat Sub-	epeat Sub-Loop 0, but BA[2:0] = 6																
		8	nFAW+3*nRRD	repeat Sub-	Loop 1	, but B	A[2:0] =	= 7													
	Ч	9	nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	F	0	-					
toggling	Static High	9	III AW+4 IIRRD	Assert and repeat above D Command until 2*nFAW - 1, if necessary																	
togg			2*nFAW+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-					
		10	2*nFAW+1	RDA	0	1	0	1	0	0	00	1	0	F	0	00110011					
			2*nFAW+2	D	1	0	0	0	0	0	00	0	0	F	0	-					
			ZIII AVV IZ	Repeat above D Command until 2*nFAW + nRRD - 1																	
			2*nFAW+nRRD	ACT	0	0	1	1	0	1	00	0	0	0	0	-					
		11	2*nFAW+nRRD+1	RDA	0	1	0	1	0	1	00	1	0	0	0	00000000					
		11	2*nFAW+nRRD+2	D	1	0	0	0	0	1	00	0	0	0	0	-					
			Z III AW III(I(D IZ	Repeat above D Command until 2*nFAW + 2*nRRD - 1																	
		12	2*nFAW+2*nRRD	repeat Sub-	Loop 1	0, but E	3A[2:0]	= 2													
		13	2*nFAW+3*nRRD	repeat Sub-	eat Sub-Loop 11, but BA[2:0] = 3																
		14	2*nFAW+4*nRRD	D	1	0	0	0	0	3	00	0	0	0	0	-					
		14	2 III AW+4 IIKKD	Assert and repeat above D Command until 3*nFAW - 1, if necessary																	
		15	3*nFAW	repeat Sub-	Loop 1	0, but E	3A[2:0]	= 4													
		16	3*nFAW+nRRD	repeat Sub-	Loop 1	1, but E	3A[2:0]	= 5													
		17	3*nFAW+2*nRRD	repeat Sub-	Loop 1	0, but E	3A[2:0]	= 6													
		18	3*nFAW+3*nRRD	repeat Sub-Loop 11, but BA[2:0] = 7																	
	Ī		3*nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	0	0	-					
		19	3 IIFAW+4 IIKKU	Assert and	Assert and repeat above D Command until 4*nFAW - 1, if necessary																



NOTE:

1. DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.

2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation. DQ signals are MID-LEVEL.

11. 1Gb DDR3 SDRAM G-die IDD Specification Table

[Table 40] IDD Specification for 1Gb DDR3 G-die

Symbol	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133	Unit	NOTE
	7-7-7	9-9-9	11-11-11	13-13-13	14-14-14		
IDD0	45	45	45	50	55	mA	
IDD1	60	60	65	70	75	mA	
IDD2P0(slow exit)	10	10	10	10	10	mA	
IDD2P1(fast exit)	10	12	12	12	12	mA	
IDD2N	15	15	15	20	20	mA	
IDD2NT	20	25	25	25	27	mA	
IDDQ2NT	145	145	145	145	145	mA	
IDD2Q	15	15	15	20	20	mA	
IDD3P	20	20	20	20	20	mA	
IDD3N	25	25	25	30	30	mA	
IDD4R	95	120	135	150	170	mA	
IDDQ4R	105	105	105	105	105	mA	
IDD4W	90	110	120	140	155	mA	
IDD5B	90	90	95	105	120	mA	
IDD6	10	10	10	10	10	mA	
IDD7	140	170	195	195	210	mA	
IDD8	10	10	10	10	10	mA	



12. Input/Output Capacitance

[Table 41] Input/Output Capacitance

Parameter	Symbol	DDR3-800		DDR3-1066		DDR3-1333		DDR3-1600		DDR3-1866		DDR3-2133		Units	NOTE
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ullits	NOTE
Input/output capacitance (DQ, DM, DQS, \overline{DQS}, TDQS, \overline{TDQS})	CIO	1.5	3.0	1.5	2.7	1.5	2.5	1.5	2.3	1.4	2.2	1.4	2.1	pF	1,2,3
Input capacitance (CK and CK)	CCK	0.8	1.6	0.8	1.6	0.8	1.4	0.8	1.4	0.8	1.3	0.8	1.3	pF	2,3
Input capacitance delta (CK and CK)	CDCK	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	pF	2,3,4
Input capacitance (All other input-only pins)	CI	0.75	1.5	0.75	1.5	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	pF	2,3,5
Input capacitance delta (DQS and DQS)	CDDQS	0	0.2	0	0.2	0	0.15	0	0.15	0	0.15	0	0.15	pF	2,3,6
Input capacitance delta (All control input-only pins)	CDI_CTRL	-0.5	0.3	-0.5	0.3	-0.4	0.2	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	2,3,7,8
Input capacitance delta (all ADD and CMD input-only pins)	CDI_ADD_CMD	-0.5	0.5	-0.5	0.5	-0.4	0.4	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	2,3,9,10
	CDIO	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2,3,11
Input/output capacitance of ZQ pin	CZQ	-	3	-	3	-	3	-	3	-	3	-	3	pF	2, 3, 12

datasheet

- 1. Although the DM, TDQS and TDQS pins have different functions, the loading matches DQ and DQS
- 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER(VNA)") with V_{DD} , V_{DDQ} , V_{SS} , V_{SSQ} applied and all other pins floating (except the pin under test, CKE, \overline{RESET} and ODT as necessary). $V_{DD} = V_{DDQ} = 1.5V$, $V_{BIAS} = V_{DD}/2$ and on-die termination off.
- 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
- 4. Absolute value of CCK-CCK
- 5. Absolute value of CIO(DQS)-CIO(DQS)
 6. CI applies to ODT, CS, CKE, A0-A15, BA0-BA2, RAS, CAS, WE.
 7. CDI_CTRL applies to ODT, CS and CKE
- $8.~\texttt{CDI_CTRL=CI(CTRL)-0.5*}(\texttt{CI(CLK)+CI}(\overline{\texttt{CLK}}))\\$
- 9. CDI_ADD_CMD applies to A0-A15, BA0-BA2, RAS, CAS and WE
- 10. CDI_ADD_CMD=CI(ADD_CMD) 0.5*(CI(CLK)+CI(CLK))
- 11. CDIO=CIO(DQ,DM) 0.5*(CIO(DQS)+CIO(DQS))
 12. Maximum external load capacitance on ZQ pin: 5pF



13. Electrical Characteristics and AC timing for DDR3-800 to DDR3-2133

13.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the DDR3 SDRAM device.

13.1.1 Definition for tCK(avg)

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$\left(\begin{array}{cc} \sum_{j=1}^{N} tCKj \end{array}\right) / N \qquad N=200$$

13.1.2 Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tCK(abs) is not subject to production test.

13.1.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses:

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses:

$$\left(\begin{array}{cc} \sum_{j=1}^{N} \ tCHj \end{array}\right) / N \ x \ tCK(avg) \qquad N=200 \qquad \left(\begin{array}{cc} \sum_{j=1}^{N} \ tCLj \end{array}\right) / N \ x \ tCK(avg) \qquad N=200$$

13.1.4 Definition for note for tJIT(per), tJIT(per, Ick)

tJIT(per) is defined as the largest deviation of any single tCK from tCK(avg). tJIT(per) = min/max of {tCKi-tCK(avg) where i=1 to 200}

tJIT(per) defines the single period jitter when the DLL is already locked.

tJIT(per,lck) uses the same definition for single period jitter, during the DLL locking period only.

tJIT(per) and tJIT(per,lck) are not subject to production test.

13.1.5 Definition for tJIT(cc), tJIT(cc, Ick)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles: tJIT(cc) = Max of {tCKi+1-tCKi}

tJIT(cc) defines the cycle to cycle jitter when the DLL is already locked.

tJIT(cc,lck) uses the same definition for cycle to cycle jitter, during the DLL locking period only.

tJIT(cc) and tJIT(cc,lck) are not subject to production test.

13.1.6 Definition for tERR(nper)

tERR is defined as the cumulative error across n multiple consecutive cycles from tCK(avg). tERR is not subject to production test.



13.2 Refresh Parameters by Device Density

[Table 42] Refresh parameters by device density

Parameter	Symbol		1Gb	2Gb	4Gb	8Gb	Units	NOTE
All Bank Refresh to active/refresh cmd time	tRFC		110	160	300	350	ns	
Average periodic refresh interval	tREFI	$0 ^{\circ}\text{C} \le T_{CASE} \le 85 ^{\circ}\text{C}$	7.8	7.8	7.8	7.8	μS	
Average periodic refresh interval	UNLIT	$85~^{\circ}C < T_{CASE} \le 95^{\circ}C$	3.9	3.9	3.9	3.9	μS	1

NOTE:

13.3 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding Bin

DDR3 SDRAM Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

[Table 43] DDR3-800 Speed Bins

	Speed		DD	R3-800		
	CL-nRCD-nRP		6	- 6 - 6	Units	NOTE
Para	ameter	Symbol	min	max		
Internal read command t	o first data	tAA	15	20	ns	
ACT to internal read or w	vrite delay time	tRCD	15	-	ns	
PRE command period		tRP	15	-	ns	
ACT to ACT or REF com	nmand period	tRC	52.5	-	ns	
ACT to PRE command p	eriod	tRAS	37.5	9*tREFI	ns	
CL = 5	CWL = 5	tCK(AVG)	3.0	3.3	ns	1,2,3,4,11,12
CL = 6	CWL = 5	tCK(AVG)	2.5	3.3	ns	1,2,3
Supported CL Settings	1			5,6	nCK	
Supported CWL Settings	3			5	nCK	

[Table 44] DR3-1066 Speed Bins

	Speed		DDR3	-1066		
CL-	nRCD-nRP		7 - 7	7 - 7	Units	NOTE
Paramete	r	Symbol	min	max		
Internal read command to first	data	tAA	13.125 20		ns	
ACT to internal read or write d	elay time	tRCD	13.125 -		ns	
PRE command period		tRP	13.125	-	ns	
ACT to ACT or REF command	l period	tRC	50.625	-	ns	
ACT to PRE command period		tRAS	37.5	9*tREFI	ns	
CL = 5	CWL = 5	tCK(AVG)	3.0	3.3	ns	1,2,3,4,5,11, 12
	CWL = 6	tCK(AVG)	Reserved		ns	4
CL = C	CWL = 5	tCK(AVG)	2.5	3.3	ns	1,2,3,5
CL = 6	CWL = 6	tCK(AVG)	Rese	erved	ns	1,2,3,4
CL = 7	CWL = 5	tCK(AVG)	Rese	erved	ns	4
CL = 7	CWL = 6	tCK(AVG)	1.875	<2.5	ns	1,2,3,4,10
CL = 0	CWL = 5	tCK(AVG)	Rese	erved	ns	4
CL = 8	CWL = 6	tCK(AVG)	1.875	<2.5	ns	1,2,3
Supported CL Settings	•		5,6	,7,8	nCK	
Supported CWL Settings			5,	,6	nCK	



^{1.} Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material.

DDR3 SDRAM

[Table 45] DDR3-1333 Speed Bins

	Speed		DDR3	3-1333		
CL-	nRCD-nRP		9 -9	9 - 9	Units	NOTE
Paramete	er	Symbol	min	max		
Internal read command to firs	t data	tAA	13.5 (13.125) ¹⁰	20	ns	
ACT to internal read or write of	delay time	tRCD	13.5 (13.125) ¹⁰		ns	
PRE command period		tRP	13.5 (13.125) ¹⁰		ns	
ACT to ACT or REF command	d period	tRC	49.5 (49.125) ¹⁰	-	ns	
ACT to PRE command period		tRAS	36	9*tREFI	ns	
CL = 5	CWL = 5	tCK(AVG)	3.0	3.3	ns	1,2,3,4,6,11, 12
	CWL = 6,7	tCK(AVG)	Rese	erved	ns	4
	CWL = 5	tCK(AVG)	2.5	3.3	ns	1,2,3,6
CL = 6	CWL = 6	tCK(AVG)	Reserved		ns	1,2,3,4,6
	CWL = 7	tCK(AVG)	Rese	erved	ns	4
	CWL = 5	tCK(AVG)	Rese	erved	ns	4
CL = 7	CWL = 6	tCK(AVG)	1.875	<2.5	ns	1,2,3,4,6
	CWL = 7	tCK(AVG)	Rese	erved	ns	1,2,3,4
	CWL = 5	tCK(AVG)	Rese	erved	ns	4
CL = 8	CWL = 6	tCK(AVG)	1.875	<2.5	ns	1,2,3,6
	CWL = 7	tCK(AVG)	Rese	erved	ns	1,2,3,4
CL = 9	CWL = 5,6	tCK(AVG)	Rese	erved	ns	4
OL - 9	CWL = 7	tCK(AVG)	1.5	<1.875	ns	1,2,3,4,10
CL = 10	CWL = 5,6	tCK(AVG)	Rese	erved	ns	4
GL - 10	CWL = 7	tCK(AVG)	Rese	erved	ns	1,2,3
Supported CL Settings			5,6,7	7,8,9	nCK	
Supported CWL Settings			5,6	6,7	nCK	



[Table 46] DDR3-1600 Speed Bins

	Speed		DDR3-1600 11-11-11			
CL-r	nRCD-nRP		11-1	11-11-11 min max		NOTE
Paramete	r	Symbol	min	max		
Internal read command to first	data	tAA	13.75 (13.125) ¹⁰	20	ns	
ACT to internal read or write d	elay time	tRCD	13.75 (13.125) ¹⁰		ns	
PRE command period		tRP	13.75 (13.125) ¹⁰		ns	
ACT to ACT or REF command	period	tRC	48.75 (48.125) ¹⁰	-	ns	
ACT to PRE command period		tRAS	35	9*tREFI	ns	
CL = 5	CWL = 5	tCK(AVG)	3.0	3.3	ns	1,2,3,4,7,11, 12
	CWL = 6,7,8	tCK(AVG)	Rese	erved	ns	4
	CWL = 5	tCK(AVG)	2.5	3.3	ns	1,2,3,7
CL = 6	CWL = 6	tCK(AVG)	Rese	erved	ns	1,2,3,4,7
	CWL = 7, 8	tCK(AVG)	Reserved		ns	4
	CWL = 5	tCK(AVG)	Rese	erved	ns	4
CL = 7	CWL = 6	tCK(AVG)	1.875	<2.5	ns	1,2,3,4,7
GL = 7	CWL = 7	tCK(AVG)	Rese	erved	ns	1,2,3,4,7
	CWL = 8	tCK(AVG)	Rese	erved	ns	4
	CWL = 5	tCK(AVG)	Rese	erved	ns	4
CL = 8	CWL = 6	tCK(AVG)	1.875	<2.5	ns	1,2,3,7
CL = 0	CWL = 7	tCK(AVG)	Rese	erved	ns	1,2,3,4,7
	CWL = 8	tCK(AVG)	Rese	erved	ns	1,2,3,4
	CWL = 5,6	tCK(AVG)	Rese	erved	ns	4
CL = 9	CWL = 7	tCK(AVG)	1.5	<1.875	ns	1,2,3,4,7
	CWL = 8	tCK(AVG)	Rese	erved	ns	1,2,3,4
	CWL = 5,6	tCK(AVG)	Rese	erved	ns	4
CL = 10	CWL = 7	tCK(AVG)	1.5	<1.875	ns	1,2,3,7
	CWL = 8	tCK(AVG)	Rese	erved	ns	1,2,3,4
CL = 11	CWL = 5,6,7	tCK(AVG)	Rese	erved	ns	4
CL = 11	CWL = 8	tCK(AVG)	1.25	<1.5	ns	1,2,3,10
Supported CL Settings			5,6,7,8,	9,10,11	nCK	
Supported CWL Settings			5,6	,7,8	nCK	



[Table 47] DDR3-1866 Speed Bins

CL-nRC Parameter Internal read command to first data ACT to internal read or write delay PRE command period ACT to ACT or REF command per ACT to PRE command period CL = 5	a / time	Symbol tAA tRCD tRP tRC tRAS	min 13.91 (13.125) ¹³ 13.91 (13.125) ¹³ 13.91 (13.125) ¹³ 47.91	20 -	ns ns	NOTE
Internal read command to first data ACT to internal read or write delay PRE command period ACT to ACT or REF command per ACT to PRE command period	riod	tAA tRCD tRP tRC	13.91 (13.125) ¹³ 13.91 (13.125) ¹³ 13.91 (13.125) ¹³ 47.91		ns	
ACT to internal read or write delay PRE command period ACT to ACT or REF command per ACT to PRE command period	riod	tRCD tRP tRC	(13.125) ¹³ 13.91 (13.125) ¹³ 13.91 (13.125) ¹³ 47.91	20 - -	ns	
PRE command period ACT to ACT or REF command per ACT to PRE command period	riod	tRP tRC	(13.125) ¹³ 13.91 (13.125) ¹³ 47.91	-		
ACT to ACT or REF command per ACT to PRE command period		tRC	(13.125) ¹³ 47.91	-	ns	
ACT to PRE command period			47.91 (47.125) ¹³			
	CWL = 5	tRAS	47.91 (47.125) ¹³		ns	
CL = 5	CWL = 5		34	9*tREFI	ns	
F		tCK(AVG)	3.0	3.3	ns	1,2,3,4,8,11, 12
	CWL = 6,7,8,9	tCK(AVG)	Rese	erved	ns	4
	CWL = 5	tCK(AVG)	2.5	3.3	ns	1,2,3,8
CL = 6	CWL = 6	tCK(AVG)	Rese	erved	ns	1,2,3,4,8
	CWL = 7,8,9	tCK(AVG)	Rese	erved	ns	4
	CWL = 5	tCK(AVG)	Rese	erved	ns	4
CL = 7	CWL = 6	tCK(AVG)	1.875	2.5	ns	1,2,3,4,8
	CWL = 7,8,9	tCK(AVG)	Rese	erved	ns	4
	CWL = 5	tCK(AVG)	Reserved		ns	4
	CWL = 6	tCK(AVG)	1.875	<2.5	ns	1,2,3,8
CL = 8	CWL = 7	tCK(AVG)	Rese	erved	ns	1,2,3,4,8
	CWL = 8,9	tCK(AVG)	Rese	erved	ns	4
	CWL = 5,6	tCK(AVG)	Rese	erved	ns	4
	CWL = 7	tCK(AVG)	1.5	1.875	ns	1,2,3,4,8
CL = 9	CWL = 8	tCK(AVG)	Rese	erved	ns	4
	CWL = 9	tCK(AVG)	Rese	erved	ns	4
	CWL = 5,6	tCK(AVG)	Rese	erved	ns	4
CL = 10	CWL = 7	tCK(AVG)	1.5	<1.875	ns	1,2,3,8
	CWL = 8	tCK(AVG)	Rese	erved	ns	1,2,3,4,8
	CWL = 5,6,7	tCK(AVG)	Rese	erved	ns	4
CL = 11	CWL = 8	tCK(AVG)	1.25	1.5	ns	1,2,3,4,8
	CWL = 9	tCK(AVG)	Rese	erved	ns	1,2,3,4
01 40	CWL = 5,6,7,8	tCK(AVG)	Rese	erved	ns	4
CL = 12	CWL = 9	tCK(AVG)	Rese	erved	ns	1,2,3,4
0	CWL = 5,6,7,8	tCK(AVG)	Rese	erved	ns	4
CL = 13	CWL = 9	tCK(AVG)	1.07	<1.25	ns	1,2,3,10
Supported CL Settings			5,6,7,8,9	,10,11,13	nCK	
Supported CWL Settings			5,6,7	7,8,9	nCK	



[Table 48] DDR3-2133 Speed Bins

	Speed	DDR3-2133 14-14-14				
CL	nRCD-nRP				Units	NOTE
Paramet	ter	Symbol	min	max		
Internal read command to fir	st data	tAA	13.09	20	ns	
ACT to internal read or write	delay time	tRCD	13.09	-	ns	
PRE command period		tRP	13.09	-	ns	
ACT to ACT or REF commar	nd period	tRC	46.09	-	ns	
ACT to PRE command perio	d	tRAS	33	9*tREFI	ns	
CL = 5	CWL = 5	tCK(AVG)	3.0	3.3	ns	1,2,3,4,9,11, 12
	CWL = 6,7,8,9,10	tCK(AVG)	Rese	rved	ns	4
	CWL = 5	tCK(AVG)	2.5	3.3	ns	1,2,3,9
CL = 6	CWL = 6	tCK(AVG)	Rese	rved	ns	1,2,3,4,9
	CWL = 7,8,9,10	tCK(AVG)	Rese	rved	ns	4
	CWL = 5	tCK(AVG)	Rese	rved	ns	4
CL = 7	CWL = 6	tCK(AVG)	1.875	<2.5	ns	1,2,3,9
GL = 7	CWL = 7	tCK(AVG)	Rese	rved	ns	1,2,3,4,9
	CWL = 8,9,10	tCK(AVG)	Rese	rved	ns	4
	CWL = 5	tCK(AVG)	Rese	rved	ns	4
CL = 8	CWL = 6	tCK(AVG)	1.875	<2.5	ns	1,2,3,9
CL = 0	CWL = 7	tCK(AVG)	Rese	rved	ns	1,2,3,4,9
	CWL = 8,9,10	tCK(AVG)	Reserved Reserved Reserved		ns	4
	CWL = 5,6	tCK(AVG)	Reserved		ns	4
CL = 9	CWL = 7	tCK(AVG)	1.5	<1.875	ns	1,2,3,9
GL - 9	CWL = 8	tCK(AVG)	Rese	rved	ns	1,2,3,4,9
	CWL = 9,10	tCK(AVG)	Rese	rved	ns	4
	CWL = 5,6	tCK(AVG)	Rese	rved	ns	4
CL = 10	CWL = 7	tCK(AVG)	1.5	<1.875	ns	1,2,3,9
OL - 10	CWL = 8,9	tCK(AVG)	Rese	rved	ns	1,2,3,4,9
	CWL = 10	tCK(AVG)	Rese	rved	ns	4
	CWL = 5,6,7	tCK(AVG)	Rese	rved	ns	4
CL = 11	CWL = 8	tCK(AVG)	1.25	<1.5	ns	1,2,3,9
OL - II	CWL = 9	tCK(AVG)	Rese	rved	ns	1,2,3,4,9
	CWL = 10	tCK(AVG)	Rese	rved	ns	1,2,3,4
	CWL = 5,6,7,8	tCK(AVG)	Rese	rved	ns	4
CL = 12	CWL = 9	tCK(AVG)	Rese	rved	ns	1,2,3,4,9
	CWL = 10	tCK(AVG)	Rese	rved	ns	1,2,3,4
	CWL = 5,6,7,8	tCK(AVG)	Rese	rved	ns	4
CL = 13	CWL = 9	tCK(AVG)	1.07	<1.25	ns	1,2,3,9
	CWL = 10	tCK(AVG)	Rese	rved	ns	1,2,3,4
CL = 14	CWL = 5,6,7,8,9	tCK(AVG)	Rese	rved	ns	4
OL - 14	CWL = 10	tCK(AVG)	0.935	<1.07	ns	1,2,3,10
Supported CL Settings			5,6,7,8,9,10	0,11,13,14	nCK	
Supported CWL Settings			5,6,7,8	3,9,10	nCK	



13.3.1 Speed Bin Table Notes

Absolute Specification (T_{OPER}; V_{DDQ} = V_{DD} = 1.5V +/- 0.075 V);

NOTE

- 1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next "Supported CL".
- 3. tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CL SELECTED and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
- 4. "Reserved" settings are not allowed. User must program a different value.
- 5. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 6. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 7. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 8. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 9. Any DDR3-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization
- 10. For devices supporting optional downshift to CL=7 and CL=9, tAA/tRCD/tRP min must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3-1333(CL9) devices supporting downshift to DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600(CL11) devices supporting downshift to DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1866(CL13) devices supporting downshift to DDR3-1600(CL11) or DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin+tRPmin=36ns+13.125ns) for DDR3-1333(CL9) and 48.125ns (tRASmin+tRPmin=35ns+13.125ns) for DDR3-1600(CL11).
- 11. DDR3 800 AC timing apply if DRAM operates at lower than 800 MT/s data rate.
- 12. For CL5 support, refer to DIMM SPD information. DRAM is required to support CL5. CL5 is not mandatory in SPD coding.
- 13. For devices supporting optional down binning to CL=11, CL=9 and CL=7, tAA/tRCD/tRPmin must be 13.125ns. SPD setting must be programed to match. For example, DDR3-1866 devices supporting down binning to DDR3-1600 or DDR3-1333 or 1066 should program 13.125ns in SPD bytes for tAAmin(byte16), tRCDmin(Byte18) and tRPmin (byte20). Once tRP (Byte20) is programmed to 13.125ns, tRCmin (Byte21,23) also should be programmed accordingly. For example, 47.125ns (tRASmin + tRPmin = 34ns + 13.125ns)



14. Timing Parameters by Speed Grade

[Table 49] Timing Parameters by Speed Bins for DDR3-800 to DDR3-1333 (Cont.)

Speed		DDR	3-800	DDR	3-1066	DDR	3-1333		
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Units	NOTE
Clock Timing				<u> </u>					
Minimum Clock Cycle Time (DLL off mode)	tCK(DLL_OFF)	8	-	8	-	8	-	ns	6
Average Clock Period	tCK(avg)			See Speed	Bins Table		1	ps	
Clock Period	tCK(abs)	tCK(avg)min +	tCK(avg)max +	tCK(avg)min +	tCK(avg)max +	tCK(avg)min +	tCK(avg)max +	ps	
		tJIT(per)min	tJIT(per)max 0.53	tJIT(per)min	tJIT(per)max 0.53	tJIT(per)min	tJIT(per)max 0.53		
Average high pulse width Average low pulse width	tCH(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg) tCK(avg)	
Clock Period Jitter	tJIT(per)	-100	100	-90	90	-80	80	ps ps	
Clock Period Jitter during DLL locking period	tJIT(per, lck)	-90	90	-80	80	-70	70	ps ps	
Cycle to Cycle Period Jitter	tJIT(cc)		00		80		60	ps ps	
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)		80		60		40	ps	
Cumulative error across 2 cycles	tERR(2per)	- 147	147	- 132	132	- 118	118	ps	
Cumulative error across 3 cycles	tERR(3per)	- 175	175	- 157	157	- 140	140	ps	
Cumulative error across 4 cycles	tERR(4per)	- 194	194	- 175	175	- 155	155	ps	
Cumulative error across 5 cycles	tERR(5per)	- 209	209	- 188	188	- 168	168	ps	
Cumulative error across 6 cycles	tERR(6per)	- 209	209	- 200	200	- 100	177	ps ps	
Cumulative error across 7 cycles	tERR(7per)	- 232	232	- 209	200	- 177	186	ps ps	
Cumulative error across 8 cycles	tERR(8per)	- 241	241	- 217	217	- 193	193	ps	
Cumulative error across 9 cycles	tERR(9per)	- 241	249	- 224	224	- 193	200	ps ps	
Cumulative error across 10 cycles	tERR(10per)	- 257	257	- 231	231	- 205	205	ps	
Cumulative error across 11 cycles	tERR(11per)	- 263	263	- 237	237	- 210	210	ps	
Cumulative error across 12 cycles	tERR(12per)	- 269	269	- 242	242	- 215	215	ps	
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper)		tERR(ı	nper)min = (1 +	0.68ln(n))*tJIT(p 0.68ln(n))*tJIT(p	per)min	1	ps	24
Absolute clock HIGH pulse width	tCH(abs)	0.43	-	0.43	-	0.43	-	tCK(avg)	25
Absolute clock Low pulse width	tCL(abs)	0.43	-	0.43	-	0.43	-	tCK(avg)	26
Data Timing									
DQS, DQS to DQ skew, per group, per access	tDQSQ	-	200	-	150	-	125	ps	13
DQ output hold time from DQS, DQS	tQH	0.38	-	0.38	-	0.38	-	tCK(avg)	13, g
DQ low-impedance time from CK, CK	tLZ(DQ)	-800	400	-600	300	-500	250	ps	13,14, f
DQ high-impedance time from CK, CK	tHZ(DQ)	-	400	-	300	-	250	ps	13,14, f
Data setup time to DQS, DQS referenced	tDS(base) AC175	75	-	25	-	-	-	ps	d, 17
to V _{IH} (AC)V _{IL} (AC) levels	tDS(base) AC150	125	-	75	-	30	-	ps	d, 17
Data hold time to DQS, DQS referenced to V _{IH} (DC)V _{IL} (DC) levels	tDH(base) DC100	150	-	100	-	65	-	ps	d, 17
DQ and DM Input pulse width for each input	tDIPW	600	-	490	-	400	-	ps	28
Data Strobe Timing									
DQS, DQS differential READ Preamble	tRPRE	0.9	NOTE 19	0.9	NOTE 19	0.9	NOTE 19	tCK	13, 19, g
DQS, DQS differential READ Postamble	tRPST	0.3	NOTE 11	0.3	NOTE 11	0.3	NOTE 11	tCK	11, 13, b
DQS, DQS differential output high time	tQSH	0.38	-	0.38	-	0.4	-	tCK(avg)	13, g
DQS, DQS differential output low time	tQSL	0.38	-	0.38	-	0.4	-	tCK(avg)	13, g
DQS, DQS differential WRITE Preamble	tWPRE	0.9	-	0.9	-	0.9	-	tCK	
DQS, DQS differential WRITE Postamble	tWPST	0.3	-	0.3	-	0.3	-	tCK	
DQS, DQS rising edge output access time from rising CK, CK	tDQSCK	-400	400	-300	300	-255	255	ps	13,f
DQS, DQS low-impedance time (Referenced from RL-1)	tLZ(DQS)	-800	400	-600	300	-500	250	ps	13,14,f
DQS, DQS high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	400	-	300	-	250	ps	12,13,14
		0.45	0.55	0.45	0.55	0.45	0.55	tCK	29, 31
DQS, DQS differential input low pulse width	tDQSL							1	20. 21
DQS, DQS differential input low pulse width DQS, DQS differential input high pulse width	tDQSL	0.45	0.55	0.45	0.55	0.45	0.55	tCK	30, 31
· · · · · · · · · · · · · · · · · · ·			0.55 0.25	0.45 -0.25	0.55 0.25	0.45 -0.25	0.55 0.25	tCK tCK(avg)	C C
DQS, DQS differential input high pulse width	tDQSH	0.45						1	-



DDR3 SDRAM

[Table 49] Timing Parameters by Speed Bins for DDR3-800 to DDR3-1333 (Cont.)

Speed		DDR:	3-800	DDR3	-1066	DDR3	-1333	11-14-	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Units	NOTE
Command and Address Timing									
DLL locking time	tDLLK	512	-	512	-	512	-	nCK	
internal READ Command to PRECHARGE Command delay	tRTP	max (4nCK,7.5ns)	1	max (4nCK,7.5ns)	1	max (4nCK,7.5ns)	1		е
Delay from start of internal write transaction to internal read command	tWTR	max (4nCK,7.5ns)	1	max (4nCK,7.5ns)	1	max (4nCK,7.5ns)	1		e,18
WRITE recovery time	tWR	15	-	15	-	15	-	ns	е
Mode Register Set command cycle time	tMRD	4	-	4	-	4	-	nCK	
Mode Register Set command update delay	tMOD	max (12nCK,15ns)	1	max (12nCK,15ns)	1	max (12nCK,15ns)	1		
CAS to CAS command delay	tCCD	4	-	4	-	4	-	nCK	
Auto precharge write recovery + precharge time	tDAL(min)			WR + roundup (tRP / tCK(AVG))		nCK	
Multi-Purpose Register Recovery Time	tMPRR	1	-	1	-	1	-	nCK	22
ACTIVE to PRECHARGE command period	tRAS	See "Speed	Bins and CL, t	RCD, tRP, tRC a	ind tRAS for co	rresponding Bin"	on page 42	ns	е
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max (4nCK,10ns)	-	max (4nCK,7.5ns)	-	max (4nCK,6ns)	-		е
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max (4nCK,10ns)	-	max (4nCK,10ns)	-	max (4nCK,7.5ns)	-		е
Four activate window for 1KB page size	tFAW	40	-	37.5	-	30	-	ns	е
Four activate window for 2KB page size	tFAW	50	-	50	-	45	-	ns	е
Command and Address setup time to CK, CK referenced to	tIS(base) AC175	200	-	125	-	65	-	ps	b,16
V _{IH} (AC) / V _{IL} (AC) levels	tIS(base) AC150	200+150	-	125+150	-	65+125	-	ps	b,16,27
Command and Address hold time from CK, $\overline{\text{CK}}$ referenced to $V_{\text{IH}}(\text{DC})$ / $V_{\text{IL}}(\text{DC})$ levels	tlH(base) DC100	275	-	200	-	140	-	ps	b,16
Control & Address Input pulse width for each input	tIPW	900	-	780	-	620	-	ps	28
Calibration Timing				•					
Power-up and RESET calibration time	tZQinitI	512	-	512	-	512	-	nCK	
Normal operation Full calibration time	tZQoper	256	-	256	-	256	-	nCK	
Normal operation short calibration time	tZQCS	64	-	64	-	64	-	nCK	23
Reset Timing									
Exit Reset from CKE HIGH to a valid command	tXPR	max(5nCK, tRFC + 10ns)	-	max(5nCK, tRFC + 10ns)	-	max(5nCK, tRFC + 10ns)	-		
Self Refresh Timing		-		•				•	
Exit Self Refresh to commands not requiring a locked DLL	tXS	max(5nCK,tRF C + 10ns)	-	max(5nCK,tRF C + 10ns)	-	max(5nCK,tRF C + 10ns)	-		
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min)	-	tDLLK(min)	-	tDLLK(min)	-	nCK	
Minimum CKE low width for Self refresh entry to exit timing	tCKESR	tCKE(min) + 1tCK	-	tCKE(min) + 1tCK	-	tCKE(min) + 1tCK	-		
Valid Clock Requirement after Self Refresh Entry (SRE) or Power- Down Entry (PDE)	tCKSRE	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-		
Valid Clock Requirement before Self Refresh Exit (SRX) or Power- Down Exit (PDX) or Reset Exit	tCKSRX	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-		



[Table 49] Timing Parameters by Speed Bins for DDR3-800 to DDR3-1333

Speed		DDR	3-800	DDR3	-1066	DDR3	-1333	Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Ullits	NOTE
Power Down Timing									
Exit Power Down with DLL on to any valid command;Exit Pre- charge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max (3nCK, 7.5ns)	-	max (3nCK, 7.5ns)	-	max (3nCK,6ns)	ı		
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDLL	max (10nCK, 24ns)	-	max (10nCK, 24ns)	-	max (10nCK, 24ns)	ı		2
CKE minimum pulse width	tCKE	max (3nCK, 7.5ns)	-	max (3nCK, 5.625ns)	-	max (3nCK, 5.625ns)	ı		
Command pass disable delay	tCPDED	1	-	1	-	1	-	nCK	
Power Down Entry to Exit Timing	tPD	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI	tCK	15
Timing of ACT command to Power Down entry	tACTPDEN	1	-	1	-	1	-	nCK	20
Timing of PRE command to Power Down entry	tPRPDEN	1	-	1	-	1	-	nCK	20
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL + 4 +1	-	RL + 4 +1	-	RL + 4 +1	-		
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL + 4 +(tWR/ tCK(avg))	-	WL + 4 +(tWR/ tCK(avg))	-	WL + 4 +(tWR/ tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL+4+WR +1	-	WL+4+WR+1	-	WL+4+WR+1	-	nCK	10
Timing of WR command to Power Down entry (BC4MRS)	tWRPDEN	WL + 2 +(tWR/ tCK(avg))	-	WL + 2 +(tWR/ tCK(avg))	-	WL + 2 +(tWR/ tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BC4MRS)	tWRAPDEN	WL +2 +WR +1	-	WL +2 +WR +1	-	WL +2 +WR +1	-	nCK	10
Timing of REF command to Power Down entry	tREFPDEN	1	-	1	-	1	-		20,21
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(min)	-	tMOD(min)	-	tMOD(min)	-		
ODT Timing									
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	6	-	nCK	
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	2	8.5	2	8.5	2	8.5	ns	
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	2	8.5	2	8.5	2	8.5	ns	
RTT turn-on	tAON	-400	400	-300	300	-250	250	ps	7,f
RTT_NOM and RTT_WR turn-off time from ODTLoff reference	tAOF	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)	8,f
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)	f
Write Leveling Timing									
First DQS/DQS rising edge after write leveling mode is programmed	tWLMRD	40	-	40	-	40	-	tCK	3
DQS/DQS delay after write leveling mode is programmed	tWLDQSEN	25	-	25	-	25	-	tCK	3
Write leveling setup time from rising CK, \overline{CK} crossing to rising DQS, \overline{DQS} crossing	tWLS	325	-	245	-	195	-	ps	
Write leveling hold time from rising DQS, $\overline{\text{DQS}}$ crossing to rising CK, $\overline{\text{CK}}$ crossing	tWLH	325	-	245	-	195	-	ps	
Write leveling output delay	tWLO	0	9	0	9	0	9	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	ns	·



[Table 50] Timing Parameters by Speed Bins for DDR3-1600 to DDR3-2133 (Cont.)

Speed			3-1600		-1866		3-2133	Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
Clock Timing	1	l	l	ľ	ľ	ľ	l	1 1	
Minimum Clock Cycle Time (DLL off mode)	tCK(DLL_OFF)	8	-	8	-	8	-	ns	6
Average Clock Period	tCK(avg)		ı		Bins Table	1	ı	ps	
Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	ps	
Average high pulse width	tCH(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)	
Average low pulse width	tCL(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)	
Clock Period Jitter	tJIT(per)	-70	70	-60	60	-50	50	ps	
Clock Period Jitter during DLL locking period	tJIT(per, lck)	-60	60	-50	50	-40	40	ps	
Cycle to Cycle Period Jitter	tJIT(cc)	1	40	12	20	1	00	ps	
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	1	20	10	00	8	30	ps	
Cumulative error across 2 cycles	tERR(2per)	-103	103	-88	88	-74	74	ps	
Cumulative error across 3 cycles	tERR(3per)	-122	122	-105	105	-87	87	ps	
Cumulative error across 4 cycles	tERR(4per)	-136	136	-117	117	-97	97	ps	
Cumulative error across 5 cycles	tERR(5per)	-147	147	-126	126	-105	105	ps	
Cumulative error across 6 cycles	tERR(6per)	-155	155	-133	133	-111	111	ps	
Cumulative error across 7 cycles	tERR(7per)	-163	163	-139	139	-116	116	ps	
Cumulative error across 8 cycles	tERR(8per)	-169	169	-145	145	-121	121	ps	
Cumulative error across 9 cycles	tERR(9per)	-175	175	-150	150	-125	125	ps	
Cumulative error across 10 cycles	tERR(10per)	-180	180	-154	154	-128	128	ps	
Cumulative error across 11 cycles	tERR(11per)	-184	184	-158	158	-132	132	ps	
Cumulative error across 12 cycles	tERR(12per)	-188	188	-161	161	-134	134	ps	
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper)			nper)min = (1 + per)max = (1 =				ps	24
Absolute clock HIGH pulse width	tCH(abs)	0.43	-	0.43	-	0.43	-	tCK(avg)	25
Absolute clock Low pulse width	tCL(abs)	0.43	-	0.43	-	0.43	-	tCK(avg)	26
Data Timing									
DQS, DQS to DQ skew, per group, per access	tDQSQ	-	100	-	85	-	75	ps	13
DQ output hold time from DQS, DQS	tQH	0.38	-	0.38	-	0.38	-	tCK(avg)	13, g
DQ low-impedance time from CK, CK	tLZ(DQ)	-450	225	-390	195	-360	180	ps	13,14, f
DQ high-impedance time from CK, CK	tHZ(DQ)	-	225	-	195	-	180	ps	13,14, f
	tDS(base) AC175	-	-	-	-	-	-	ps	d, 17
Data setup time to DQS, $\overline{\text{DQS}}$ referenced to $V_{\text{IH}}(\text{AC})V_{\text{IL}}(\text{AC})$ levels	tDS(base) AC150	10	-	-	-	-	-	ps	d, 17
	tDS(base) AC135	-	-	0	-	-15	-	ps	d, 17
Data hold time to DQS, DQS referenced to V _{IH} (DC)V _{IL} (DC) levels	tDH(base) DC100	45	-	20	-	5	-	ps	d, 17
DQ and DM Input pulse width for each input	tDIPW	360	-	320	-	280	-	ps	28
Data Strobe Timing									
DQS, DQS differential READ Preamble	tRPRE	0.9	NOTE 19	0.9	NOTE 19	0.9	NOTE 19	tCK	13, 19, g
DQS, DQS differential READ Postamble	tRPST	0.3	NOTE 11	0.3	NOTE 11	0.3	NOTE 11	tCK	11, 13, b
DQS, DQS differential output high time	tQSH	0.4	-	0.4	-	0.4	-	tCK(avg)	13, g
DQS, DQS differential output low time	tQSL	0.4	_	0.4	_	0.4	_	tCK(avg)	13, g
DQS, DQS differential WRITE Preamble	tWPRE	0.9	_	0.9	_	0.9	_	tCK	10, 9
,	tWPST	0.3	_	0.3	-	0.3	_	tCK	
DQS. DQS differential WRITE Postamble			005	-195	195	-180	180	ps	13,f
DQS, DQS differential WRITE Postamble DQS, DQS rising edge output access time from rising CK, CK	tDQSCK	-225	225						
DQS, DQS rising edge output access time from rising CK, CK	tDQSCK tLZ(DQS)	-225 -450	225 225		195	-360	180	ps	13.14.f
DQS, \overline{DQS} rising edge output access time from rising CK, \overline{CK} DQS, \overline{DQS} low-impedance time (Referenced from RL-1)	tLZ(DQS)	-225 -450 -	225	-390	195 195	-360	180 180	ps ps	13,14,f 12.13.14
DQS, DQS rising edge output access time from rising CK, CK DQS, DQS low-impedance time (Referenced from RL-1) DQS, DQS high-impedance time (Referenced from RL+BL/2)	tLZ(DQS) tHZ(DQS)	-450 -	225 225	-390 -	195	-	180	ps	12,13,14
DQS, DQS rising edge output access time from rising CK, CK DQS, DQS low-impedance time (Referenced from RL-1) DQS, DQS high-impedance time (Referenced from RL+BL/2) DQS, DQS differential input low pulse width	tLZ(DQS) tHZ(DQS) tDQSL	-450 - 0.45	225 225 0.55	-390 - 0.45	195 0.55	- 0.45	180 0.55	ps tCK	12,13,14 29, 31
DQS, \overline{DQS} rising edge output access time from rising CK, \overline{CK} DQS, \overline{DQS} low-impedance time (Referenced from RL-1) DQS, \overline{DQS} high-impedance time (Referenced from RL+BL/2) DQS, \overline{DQS} differential input low pulse width DQS, \overline{DQS} differential input high pulse width	tLZ(DQS) tHZ(DQS) tDQSL tDQSH	-450 - 0.45 0.45	225 225 0.55 0.55	-390 - 0.45 0.45	195 0.55 0.55	- 0.45 0.45	180 0.55 0.55	ps tCK tCK	12,13,14 29, 31 30, 31
DQS, DQS rising edge output access time from rising CK, CK DQS, DQS low-impedance time (Referenced from RL-1) DQS, DQS high-impedance time (Referenced from RL+BL/2) DQS, DQS differential input low pulse width	tLZ(DQS) tHZ(DQS) tDQSL	-450 - 0.45	225 225 0.55	-390 - 0.45	195 0.55	- 0.45	180 0.55	ps tCK	12,13,14 29, 31



[Table 50] Timing Parameters by Speed Bins for DDR3-1600 to DDR3-2133 (Cont.)

Speed		DDR3-	1600	DDR3-	1866	DDR3-2	133		
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Units	NOTE
Command and Address Timing									
DLL locking time	tDLLK	512	-	512	-	512	-	nCK	
internal READ Command to PRECHARGE Command delay	tRTP	max (4nCK,7.5ns)	-	max (4nCK,7.5ns)	-	max (4nCK,7.5ns)	-		е
Delay from start of internal write transaction to internal read command	tWTR	max (4nCK,7.5ns)	-	max (4nCK,7.5ns)	-	max (4nCK,7.5ns)	-		e,18
WRITE recovery time	tWR	15	-	15	-	15	-	ns	е
Mode Register Set command cycle time	tMRD	4	-	4	-	4	-	nCK	
Mode Register Set command update delay	tMOD	max (12nCK,15ns)	-	max (12nCK,15ns)	-	max (12nCK,15ns)	-		
CAS to CAS command delay	tCCD	4	-	4	-	4	-	nCK	
Auto precharge write recovery + precharge time	tDAL(min)			WR + roundup (tl	RP / tCK(AVG))		nCK	
Multi-Purpose Register Recovery Time	tMPRR	1	-	1	-	1	-	nCK	22
ACTIVE to PRECHARGE command period	tRAS	See "Speed	Bins and CL, t	RCD, tRP, tRC ar	nd tRAS for co	rresponding Bin" o	n page 42	ns	е
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max (4nCK,6ns)	1	max (4nCK, 5ns)	1	max (4nCK, 5ns)	-		е
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max (4nCK,7.5ns)	-	max (4nCK, 6ns)	-	max (4nCK, 6ns)	-		е
Four activate window for 1KB page size	tFAW	30	-	27	-	25	-	ns	е
Four activate window for 2KB page size	tFAW	40	1	35	1	35	-	ns	е
	tlS(base) AC175	45	-	-	-	-	-	ps	b,16
Command and Address setup time to CK, CK referenced to	tIS(base) AC150	45+125	1	-	1	-	-	ps	b,16
V _{IH} (AC) / V _{IL} (AC) levels	tIS(base) AC135	-	1	65	ı	60	-	ps	b,16
	tIS(base) AC125	-	-	150	1	135	-	ps	b,16,27
Command and Address hold time from CK, $\overline{\text{CK}}$ referenced to $V_{\text{IH}}(\text{DC})$ / $V_{\text{IL}}(\text{DC})$ levels	tlH(base) DC100	120	-	100	-	95	-	ps	b,16
Control & Address Input pulse width for each input	tIPW	560	-	535	-	470	-	ps	28
Calibration Timing									
Power-up and RESET calibration time	tZQinitI	512	1	max(512nCK,6 40ns)	1	max(512nCK,64 0ns)	-	nCK	
Normal operation Full calibration time	tZQoper	256	ı	max(256nCK,3 20ns)	1	max(256nCK,32 0ns)	-	nCK	
Normal operation short calibration time	tZQCS	64	-	max(64nCK,80 ns)	-	max(64nCK,80n s)	-	nCK	23
Reset Timing									
Exit Reset from CKE HIGH to a valid command	tXPR	max(5nCK, tRFC + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-		
Self Refresh Timing									
Exit Self Refresh to commands not requiring a locked DLL	tXS	max(5nCK,tRF C + 10ns)	-	max(5nCK,tRF C(min) + 10ns)	-	max(5nCK,tRFC (min) + 10ns)	-		
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min)	-	tDLLK(min)	-	tDLLK(min)	-	nCK	
Minimum CKE low width for Self refresh entry to exit timing	tCKESR	tCKE(min) + 1tCK	-	tCKE(min) + 1nCK	-	tCKE(min) + 1nCK	-		
Valid Clock Requirement after Self Refresh Entry (SRE) or Power- Down Entry (PDE)	tCKSRE	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-		
Valid Clock Requirement before Self Refresh Exit (SRX) or Power- Down Exit (PDX) or Reset Exit	tCKSRX	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-		



[Table 50] Timing Parameters by Speed Bins for DDR3-1600 to DDR3-2133

Speed		DDR3	-1600	DDR3-	1866	DDR3-	2133	Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Units	NOTE
Power Down Timing									
Exit Power Down with DLL on to any valid command;Exit Pre- charge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max (3nCK,6ns)	ı	max(3nCK,6ns	-	max(3nCK,6n s)	-		
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDLL	max (10nCK, 24ns)	-	max(10nCK,24 ns)	-	max(10nCK,2 4ns)	-		2
CKE minimum pulse width	tCKE	max (3nCK,5ns)	-	max(3nCK,5ns)	-	max(3nCK,5n s)	-		
Command pass disable delay	tCPDED	1	-	2	-	2	-	nCK	
Power Down Entry to Exit Timing	tPD	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI	tCK	15
Timing of ACT command to Power Down entry	tACTPDEN	1	1	1	-	2	-	nCK	20
Timing of PRE command to Power Down entry	tPRPDEN	1	1	1	-	2	-	nCK	20
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL + 4 +1	1	RL + 4 +1	-	RL + 4 +1	-		
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL + 4 +(tWR/ tCK(avg))	-	WL + 4 +(tWR/ tCK(avg))	-	WL + 4 +(tWR/ tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL + 4 +WR +1	-	WL + 4 +WR +1	-	WL + 4 +WR +1	-	nCK	10
Timing of WR command to Power Down entry (BC4MRS)	tWRPDEN	WL + 2 +(tWR/ tCK(avg))	-	WL + 2 +(tWR/ tCK(avg))	-	WL + 2 +(tWR/ tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BC4MRS)	tWRAPDEN	WL +2 +WR +1	-	WL +2 +WR +1	-	WL +2 +WR +1	-	nCK	10
Timing of REF command to Power Down entry	tREFPDEN	1	1	1	-	2	-		20,21
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(min)	-	tMOD(min)	-	tMOD(min)	-		
ODT Timing									
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	6	-	nCK	
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	2	8.5	2	8.5	2	8.5	ns	
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	2	8.5	2	8.5	2	8.5	ns	
RTT turn-on	tAON	-225	225	-195	195	-180	180	ps	7,f
RTT_NOM and RTT_WR turn-off time from ODTLoff reference	tAOF	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)	8,f
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)	f
Write Leveling Timing									
First DQS/DQS rising edge after write leveling mode is programmed	tWLMRD	40	-	40	-	40	-	tCK	3
DQS/DQS delay after write leveling mode is programmed	tWLDQSEN	25	-	25	-	25	-	tCK	3
Write leveling setup time from rising CK, \overline{CK} crossing to rising DQS, \overline{DQS} crossing	tWLS	165	-	140	-	125	-	ps	
Write leveling hold time from rising DQS, \overline{DQS} crossing to rising CK, \overline{CK} crossing	tWLH	165	-	140	-	125	-	ps	
Write leveling output delay	tWLO	0	7.5	0	7.5	0	7.5	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	ns	



14.1 Jitter Notes

Specific Note a

Unit 'tCK(avg)' represents the actual tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.ex) tMRD = 4 [nCK] means; if one Mode Register Set command is registered at Tm, another Mode Register Set command may be registered at Tm+4, even if (Tm+4 - Tm) is 4 x tCK(avg) + tERR(4per),min.

Specific Note b

These parameters are measured from a command/address signal (CKE, \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK/ \overline{CK}) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.

Specific Note c

These parameters are measured from a data strobe signal (DQS(L/U), $\overline{DQS}(L/U)$) crossing to its respective clock signal (CK, \overline{CK}) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.

Specific Note d

These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U), $\overline{DQS}(L/U)$) crossing.

Specific Note e

For these parameters, the DDR3 SDRAM device supports tnPARAM [nCK] = RU{ tPARAM [ns] / tCK(avg) [ns] }, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP / tCK(avg)}, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR3-800 6-6-6, of which tRP = 15ns, the device will support tnRP = RU{tRP / tCK(avg)} = 6, as long as the input clock jitter specifications are met, i.e. Precharge command at Tm and Active command at Tm+6 is valid even if (Tm+6 - Tm) is less than 15ns due to input clock jitter.

Specific Note f

When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(mper),act of the input clock, where 2 <= m <= 12. (output deratings are relative to the SDRAM input clock.)

For example, if the measured jitter into a DDR3-800 SDRAM has tERR(mper),act,min = -172 ps and tERR(mper),act,max = +193 ps, then tDQSCK,min(derated) = tDQSCK,min - tERR(mper),act,max = -400 ps -193 ps = -593 ps and tDQSCK,max(derated) = tDQSCK,max - tERR(mper),act,min = 400 ps + 172 ps = + 572 ps. Similarly, tLZ(DQ) for DDR3-800 derates to tLZ(DQ),min(derated) = -800 ps - 193 ps = -993 ps and tLZ(DQ),max(derated) = 400 ps + 172 ps = + 572 ps. (Caution on the min/max usage!)

Note that tERR(mper),act,min is the minimum measured value of tERR(nper) where $2 \le n \le 12$, and tERR(mper),act,max is the maximum measured value of tERR(nper) where $2 \le n \le 12$.

Specific Note g

When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT(per),act of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR3-800 SDRAM has tCK(avg),act = 2500 ps, tJIT(per),act,min = -72 ps and tJIT(per),act,max = + 93 ps, then tRPRE,min(derated) = tRPRE,min + tJIT(per),act,min = 0.9 x tCK(avg),act + tJIT(per),act,min = 0.9 x 2500 ps - 72 ps = + 2178 ps. Similarly, tQH,min(derated) = tQH,min + tJIT(per),act,min = 0.38 x tCK(avg),act + tJIT(per),act,min = 0.38 x 2500 ps - 72 ps = + 878 ps. (Caution on the min/max usage!)



14.2 Timing Parameter Notes

- 1. Actual value dependant upon measurement level definitions which are TBD.
- 2. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- 3. The max values are system dependent.
- WR as programmed in mode register
- 5. Value must be rounded-up to next higher integer value
- 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- 7. For definition of RTT turn-on time tAON see "Device Operation & Timing Diagram Datasheet"
- 8. For definition of RTT turn-off time tAOF see "Device Operation & Timing Diagram Datasheet".
- 9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
- 10. WR in clock cycles as programmed in MR0
- 11. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side. See "Device Operation & Timing Diagram Datasheet.
- 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD
- 13. Value is only valid for RON34
- 14. Single ended signal parameter. Refer to chapter 8 and chapter 9 for definition and measurement method.
- 15. tREFI depends on $T_{\mbox{\scriptsize OPER}}$
- 16. tIS(base) and tIH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, CK differential slew rate, Note for DQ and DM signals, V_{REF}(DC) = V_{REF}DQ(DC). For input only pins except RESET, V_{REF}(DC)=V_{REF}CA(DC). See "Address/Command Setup, Hold and Derating:" on page 52.
- 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS differential slew rate. Note for DQ and DM signals, $V_{REF}(DC) = V_{REF}DQ(DC)$. For input only pins except RESET, $V_{REF}(DC) = V_{REF}CA(DC)$. See "Data Setup, Hold and Slew Rate Derating:" on page 59.
- 18. Start of internal write transaction is defined as follows;
 - For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL.

 - For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL
- 19. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side. See "Device Operation & Timing Diagram Datasheet"
- 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations
- 21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required. See "Device Operation & Timing Diagram Datasheet".
- 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% /°C, VSens = 0.15% / mV, Tdriftrate = 1°C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128 \text{ms}$$

- 24. n = from 13 cycles to 50 cycles. This row defines 38 parameters.
- 25. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- 26. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
- 27. The tIS(base) AC150 specifications are adjusted from the tIS(base) AC175 specification by adding an additional 125 ps for DDR3-800/1066 or 100ps for DDR3-1333/1600 of derating to accommodate for the lower alternate threshold of 150mV and another 25ps to account for the earlier reference point [(175mv - 150 mV) / 1 V/nsl.
- 28. Pulse width of a input signal is defined as the width between the first crossing of $V_{REF}(DC)$ and the consecutive crossing of $V_{REF}(DC)$
- 29. tDQSL describes the instantaneous differential input low pulse width on DQS-DQS, as measured from one falling edge to the next consecutive rising edge.
- 30. tDQSH describes the instantaneous differential input high pulse width on DQS-DQS, as measured from one rising edge to the next consecutive falling edge.
- 31. tDQSH, act + tDQSL, act = 1 tCK, act; with tXYZ, act being the actual measured value of the respective timing parameter in the application.
- 32. tDSH, act + tDSS, act = 1 tCK, act; with tXYZ, act being the actual measured value of the respective timing parameter in the application.
- The tIS(base) AC125 specifications are adjusted from the tIS(base) AC135 specification by adding an additional 75ps for DDR3-1866 and 65ps for DDR3-2133 to accommodate for the lower alternate threshold of 125mV and another 10ps to account for the earlier reference point [(135mv - 125mV) / 1 V/ns].



14.3 Address/Command Setup, Hold and Derating:

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 51) to the Δ tIS and Δ tIH derating value (see Table 52) respectively.

Example: tlS (total setup time) = tlS(base) + Δ tlS Setup (tlS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IH}(AC)$ min. Setup (tlS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IL}(AC)$ max. If the actual signal is always earlier than the nominal slew rate line between shaded $V_{REF}(DC)$ to ac region', use nominal slew rate for derating value (see Figure 21). If the actual signal is later than the nominal slew rate line anywhere between shaded $V_{REF}(DC)$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 23).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL}(DC)$ max and the first crossing of $V_{REF}(DC)$. Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH}(DC)$ min and the first crossing of $V_{REF}(DC)$. If the actual signal is always later than the nominal slew rate line between shaded 'dc to $V_{REF}(DC)$ region', use nominal slew rate for derating value (see Figure 22). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF}(DC)$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF}(DC)$ level is used for derating value (see Figure 24).

For a valid transition the input signal has to remain above/below V_{IH/IL}(AC) for some time tVAC (see Table 56).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL}(AC)$.

For slew rates in between the values listed in Table 52, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

[Table 51] ADD/CMD Setup and Hold Base-Values for 1V/ns

[ps]	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133	reference
tIS(base) AC175	200	125	65	45	-	-	V _{IH/L(AC)}
tIS(base) AC150	350	275	190	170	-	-	V _{IH/L(AC)}
tIS(base)-AC135	-	-	-	-	65	60	V _{IH/L(AC)}
tIS(base)-AC125	-	-	-	-	150	135	V _{IH/L(AC)}
tIH(base)-DC100	275	200	140	120	100	95	V _{IH/L(DC)}

NOTE:

- 1. AC/DC referenced for 1V/ns Address/Command slew rate and 2 V/ns differential CK-Ck slew rate
- 2. The tlS(base)-AC150 specifications are adjusted from the tlS(base) AC175 specification by adding an additional 125ps for DDR3-800/1066 or 100ps for DDR3-1333/1600 of derating to accommodate for the lower alternate threshold of 150mV and another 25ps to account for the earlier reference point [(175mV-150mV)/1 V/ns]
- 3. The tIS(base) AC125 specifications are adjusted from the tIS(base) AC135 specification by adding an additional 75ps for DDR3-1866 and 65ps for DDR3-2133 to accommodate for the lower alternate threshold of 125mV and another 10ps to account for the earlier reference point [(135mV-125mV)/1V/ns].

[Table 52] Derating values DDR3-800/1066/1333/1600 tlS/tlH-AC/DC based AC175 Threshold

			Alte	rnate AC	C175 Th			_	[ps] AC _{:F} (DC) +			= V _{REF} (I	DC) - 17	5mV			
								CLK,CL	K Differ	ential SI	ew Rate						
		4.0 \	V/ns	3.0 \	V/ns	2.0	V/ns	1.8	V/ns	1.6 \	V/ns	1.4\	//ns	1.2\	//ns	1.0\	//ns
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tIH
	2.0	88	50	88	50	88	50	96	58	104	66	112	74	120	84	128	100
	1.5	59	34	59	34	59	34	67	42	75	50	83	58	91	68	99	84
ONAD/	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
CMD/ ADD	0.9	-2	-4	-2	-4	-2	-4	6	4	14	12	22	20	30	30	38	46
Slew	0.8	-6	-10	-6	-10	-6	-10	2	-2	10	6	18	14	26	24	34	40
rate V/ns	0.7	-11	-16	-11	-16	-11	-16	-3	-8	5	0	13	8	21	18	29	34
V/113	0.6	-17	-26	-17	-26	-17	-26	-9	-18	-1	-10	7	-2	15	8	23	24
	0.5	-35	-40	-35	-40	-35	-40	-27	-32	-19	-24	-11	-16	-2	-6	5	10
	0.4	-62	-60	-62	-60	-62	-60	-54	-52	-46	-44	-38	-36	-30	-26	-22	-10



[Table 53] Derating values DDR3-800/1066/1333/1600 tlS/tlH-AC/DC based - Alternate AC150 Threshold

			Alte	rnate AC	C150 Thi		S, ∆tIH I -> V _{IH} (A	•				= V _{REF} (DC) - 15	0mV			
								CLK,CL	K Differ	ential SI	ew Rate						
		4.0 \	V/ns	3.0 \	V/ns	2.0	V/ns	1.8 \	V/ns	1.6	V/ns	1.4\	//ns	1.2\	//ns	1.0\	//ns
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH
	2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
	1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
OMP/	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
CMD/ ADD	0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
Slew	0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
rate V/ns	0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
V/113	0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
	0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
	0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10

[Table 54] Derating values DDR3-1866/2133 tIS/tIH-AC/DC based Alternate AC135 Threshold

			Alte	rnate A0	C125 Th			Derating C) = V _{RE}			ed V _{IL} (AC)	= V _{REF} (DC) - 13	5mV			
								CLK,CL	K Differ	ential SI	ew Rate						
		4.0 \	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4\	//ns	1.2\	//ns	1.0\	V/ns
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH
	2.0	68	50	68	50	68	50	76	58	84	66	92	74	100	84	108	100
	1.5	45	34	45	34	45	34	53	42	61	50	69	58	77	68	85	84
CN4D/	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
CMD/ ADD	0.9	2	-4	2	-4	2	-4	10	4	18	12	26	20	34	30	42	46
Slew	8.0	3	-10	3	-10	3	-10	11	-2	19	6	27	14	35	24	43	40
rate V/ns	0.7	6	-16	6	-16	6	-16	14	-8	22	0	30	8	38	18	46	34
V/113	0.6	9	-26	9	-26	9	-26	17	-18	25	-10	33	-2	41	8	49	24
	0.5	5	-40	5	-40	5	-40	13	-32	21	-24	29	-16	37	-6	45	10
	0.4	-3	-60	-3	-60	-3	-60	6	-52	14	-44	22	-36	30	-26	38	-10



[Table 55] Derating values DDR3-1866/2133 tIS/tIH-AC/DC based - Alternate AC125 Threshold

			Alte	rnate AG	C125 Thi		S, ∆tIH I -> V _{IH} (A	•				= V _{REF} (DC) - 12:	5mV			
								CLK,CL	K Differ	ential SI	ew Rate						
		4.0 \	V/ns	3.0 \	V/ns	2.0	V/ns	1.8 \	V/ns	1.6	V/ns	1.4\	//ns	1.2\	//ns	1.0\	//ns
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH
	2.0	63	50	63	50	63	50	71	58	79	66	87	74	95	84	103	100
	1.5	42	34	42	34	42	34	50	42	58	50	66	58	74	68	82	84
OMP/	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
CMD/ ADD	0.9	4	-4	4	-4	4	-4	12	4	20	12	28	20	36	30	44	46
Slew	0.8	6	-10	6	-10	6	-10	14	-2	22	6	30	14	38	24	46	40
rate V/ns	0.7	11	-16	11	-16	11	-16	19	-8	27	0	35	8	43	18	51	34
V/113	0.6	16	-26	16	-26	16	-26	24	-18	32	-10	40	-2	48	8	56	24
	0.5	15	-40	15	-40	15	-40	23	-32	31	-24	39	-16	47	-6	55	10
	0.4	13	-60	13	-60	13	-60	21	-52	29	-44	37	-36	45	-26	53	-10

[Table 56] Required time t_{VAC} above $V_{IH}(AC)$ {blow $V_{IL}(AC)\}$ for valid ADD/CMD transition

Slew Rate[V/ns]	t _{VAC} @17	5mV [ps]	t _{VAC} @15	0mV [ps]	t _{VAC} @13	5mV [ps]	t _{VAC} @12	5mV [ps]
Olew Rate[viiis]	min	max	min	max	min	max	min	max
>2.0	75	-	175	-	TBD	-	TBD	-
2.0	57	-	170	-	TBD	-	TBD	-
1.5	50	-	167	-	TBD	-	TBD	-
1.0	38	-	163	-	TBD	-	TBD	-
0.9	34	-	162	-	TBD	-	TBD	-
0.8	29	-	161	-	TBD	-	TBD	-
0.7	22	-	159	-	TBD	-	TBD	-
0.6	13	-	155	-	TBD	-	TBD	-
0.5	0	-	150	-	TBD	-	TBD	-
< 0.5	0	-	150	-	TBD	-	TBD	-






Figure 21. Illustration of nominal slew rate and t_{VAC} for setup time t_{DS} (for DQ with respect to strobe) and t_{IS} (for ADD/CMD with respect to clock).




Figure 22. Illustration of nominal slew rate for hold time t_{DH} (for DQ with respect to strobe) and t_{IH} (for ADD/CMD with respect to clock).






Figure 23. Illustration of tangent line for setup time $t_{\rm DS}$ (for DQ with respect to strobe) and $t_{\rm IS}$ (for ADD/CMD with respect to clock)






Figure 24. Illustration of tangent line for hold time t_{DH} (for DQ with respect to strobe) and t_{IH} (for ADD/CMD with respect to clock)



14.4 Data Setup, Hold and Slew Rate Derating:

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 57) to the Δ tDS and Δ tDH (see Table 55) derating value respectively. Example: tDS (total setup time) = tDS(base) + Δ tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IH}(AC)$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IL}(AC)$ max (see Figure 25). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF}(DC)$ to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere

between shaded 'V_{REF}(DC) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 27).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL}(DC)$ max and the first crossing of $V_{REF}(DC)$. Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH}(DC)$ min and the first crossing of $V_{REF}(DC)$ (see Figure). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to $V_{REF}(DC)$ region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF}(DC)$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF}(DC)$ level is used for derating value (see Figure 28).

For a valid transition the input signal has to remain above/below V_{IH/II} (AC) for some time tVAC (see Table 56).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL}(AC)$.

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

[Table 57] Data Setup and Hold Base-Values

[ps]	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133	reference
tDS(base) AC175	75	25	-	-	-	-	V _{IH/L} (AC)
tDS(base) AC150	125	75	30	10	-	-	V _{IH/L} (AC)
tDS(base) AC135	-	-	-	-	0	-15	V _{IH/L} (AC)
tDH(base) DC100	150	100	65	45	20	5	V _{IH/L} (DC)

NOTE: AC/DC referenced for 1V/ns DQ-slew rate and 2 V/ns DQS slew rate)

[Table 58] Derating values DDR3-800/1066 tDS/tDH - (AC175)

							ΔtDS, Δt	DH Der	ating in	[ps] AC	/DC bas	ed ¹						
									DQS,DQ	S Differ	ential S	ew Rate)					
			4.0 \	V/ns	3.0 \	V/ns	2.0 \	V/ns	1.8 \	V/ns	1.6 \	V/ns	1.4\	//ns	1.2\	//ns	1.0\	//ns
			∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
		2.0	88	50	88	50	88	50	-	-	-	-	-	-	-	-	-	-
		1.5	59	34	59	34	59	34	67	42	-	-	-	-	-	-	-	-
DDR3	DQ	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
באטט	Slew	0.9	-	-	-2	-4	-2	-4	6	4	14	12	22	20	-	-	-	-
800/	rate	0.8	-	-	-	-	-6	-10	2	-2	10	6	18	14	26	24	-	-
1066	V/ns	0.7	-	-	-	-	-	-	-3	-8	5	0	13	8	21	18	29	34
	*////	0.6	ı	-	-	ı	1	-	1	-	-1	-10	7	-2	15	8	23	24
		0.5	-	-	-	ı	1	-	1	-	-	ı	-11	-16	-2	-6	6	10
		0.4	-	-	-	-	1	-	1	-	-	ı	ı	-	-30	-26	-22	-10

NOTE: 1. Cell contents shaded in red are defined as 'not supported'.

[Table 59] Derating values for DDR3-800/1066/1333/1600 tDS/tDH - (AC150)

						∆tD		Derating									
								DQS,DC	S Differ	ential SI	ew Rate						
		4.0 \	V/ns	3.0 \	V/ns	2.0	V/ns	1.8	V/ns	1.6 \	V/ns	1.4\	//ns	1.2\	//ns	1.0\	//ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	75	50	75	50	75	50	-	-	-	-	-	-	-	-	-	-
	1.5	50	34	50	34	50	34	58	42	-	-	-	-	-	-	-	-
DQ	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
Slew	0.9	-	-	0	-4	0	-4	8	4	16	12	24	20	-	-	-	-
rate	8.0	-	-	-	-	0	-10	8	-2	16	6	24	14	32	24	-	-
V/ns	0.7	-	-	-	-	-	-	8	-8	16	0	24	8	32	18	40	34
1,110	0.6	-	-	-	-	-	-	-	-	15	-10	23	-2	31	8	39	24
	0.5	-	-	-	-	-	-	-	-	-	-	14	-16	22	-6	30	10
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	7	-26	15	-10

NOTE: 1. Cell contents shaded in red are defined as 'not supported'.



[Table 60] Derating values for DDR3-1866/2133 tDS/tDH - (AC135)

						∆tD			j in [ps]								
								DQS,DC	S Differ	ential SI	ew Rate						
		4.0 \	V/ns	3.0 \	V/ns	2.0 \	V/ns	1.8	V/ns	1.6	V/ns	1.4\	//ns	1.2\	//ns	1.0\	//ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	68	50	68	50	68	50	-	-	-	-	-	-	-	-	-	-
	1.5	45	34	45	34	45	34	53	42	-	-	-	-	-	-	-	-
DQ	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
Slew	0.9	-	-	2	-4	2	-4	10	4	18	12	26	20	-	-	-	-
rate	8.0	-	-	-	-	3	-10	11	-2	19	6	27	14	35	24	-	-
V/ns	0.7	-	-	-	-	-	-	14	-8	22	0	30	8	38	18	46	34
V/113	0.6	-	-	-	-	-	-	-	-	25	-10	33	-2	41	8	49	24
	0.5	-	-	-	-	-	-	-	-	-	-	29	-16	37	-6	45	10
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	30	-26	38	-10

NOTE: 1. Cell contents shaded in red are defined as 'not supported'.

[Table 61] Required time $t_{V\!AC}$ above $V_{I\!H}(AC)$ {blow $V_{I\!L}(AC)\}$ for valid DQ transition

Slew Rate[V/ns]		DR3-1066 175)	t _{VAC} [ps] DDR 1600 (A		t _{VAC} [ps] D (AC		t _{VAC} [ps] D (AC	
	min	max	min	max	min	max	min	max
>2.0	75	-	175	-	114	-	89	-
2.0	57	-	170	-	109	-	86	-
1.5	50	-	167	-	66	-	41	-
1.0	38	-	163	-	TBD	-	TBD	-
0.9	34	-	162	-	TBD	-	TBD	-
0.8	29	-	161	-	TBD	-	TBD	-
0.7	22	-	159	-	TBD	-	TBD	-
0.6	13	-	155	-	TBD	-	TBD	-
0.5	0	-	155	-	TBD	-	TBD	-
<0.5	0	-	150	-	TBD	-	TBD	-






Figure 25. Illustration of nominal slew rate and t_{VAC} for setup time t_{DS} (for DQ with respect to strobe) and t_{IS} (for ADD/CMD with respect to clock).




Figure 26. Illustration of nominal slew rate for hold time t_{DH} (for DQ with respect to strobe) and t_{IH} (for ADD/CMD with respect to clock).






Figure 27. Illustration of tangent line for setup time $t_{\rm DS}$ (for DQ with respect to strobe) and $t_{\rm IS}$ (for ADD/CMD with respect to clock)






Figure 28. Illustration of tangent line for hold time t_{DH} (for DQ with respect to strobe) and t_{IH} (for ADD/CMD with respect to clock)

