Ordering Information

	Opt	tion					
Part number	RoHS Compliant	Non RoHS Compliant	Package	Surface Mount	Tape & Reel	IEC/EN/DIN EN 60747-5-5	Quantity
	-000E	No option	50.16	Х		Х	45 per tube
HCPL-314J	-500E	#500	SO-16	Х	Х	Х	850 per reel

HCPL-314J is UL Recognized with 5000 Vrms for 1 minute per UL1577.

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

HCPL-314J-500E to order product of SO-16 Surface Mount package in Tape and Reel packaging with IEC/EN/ DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Example 2:


HCPL-314J to order product of SO-16 Surface Mount package in tube packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval and non RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Remarks: The notation '#XXX' is used for existing products, while (new) products launched since 15th July 2001 and RoHS compliant option will use '-XXXE'.

Package Outline Drawing

16-Lead Surface Mount Package



Floating lead protrusion is 0.25 mm (10 mils) Max.

Note: Initial and continued variation in color of the white mold compound is normal and does not affect performance or reliability of the device

Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

Regulatory Information

The HCPL-314J has been approved by the following organizations:


IEC/EN/DI	N EN 60747-5-5	Approval under: DIN EN 60747-5-5 (VDE 0884-5):2011-11 EN 60747-5-5:2011				
UL	UL Approval under UL 1577, component recognition program up to $V_{ISO} = 5000 V_{RMS}$. File E55361.					
CSA	Approval ur	der CSA Component Acceptance Notice #5, File CA 88324.				

IEC/EN/DIN EN 60747-5-5 Insulation Characteristics

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage $\leq 150 V_{rms}$		I - IV	
for rated mains voltage \leq 300 V _{rms}		I - IV	
for rated mains voltage \leq 600 V _{rms}		I - IV	
for rated mains voltage $\leq 1000 V_{rms}$		-	
Climatic Classification		55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	VIORM	1414	V _{peak}
Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ sec, Partial discharge < 5 pC	V _{PR}	2652	V _{peak}
Input to Output Test Voltage, Method a* $V_{IORM} \times 1.6 = V_{PR}$, Type and Sample Test, $t_m = 10$ sec, Partial discharge < 5 pC	V _{PR}	2262	V _{peak}
Highest Allowable Overvoltage (Transient Overvoltage t _{ini} = 60 sec)	VIOTM	8000	V _{peak}
Safety-limiting values - maximum values allowed in the event of a failure.			
Case Temperature	Ts	175	°C
Input Current**	I _{S,INPUT}	400	mA
Output Power**	P _S , OUTPUT	1200	mW
Insulation Resistance at T_S , $V_{IO} = 500 V$	Rs	>10 ⁹	Ω

* Refer to IEC/EN/DIN EN 60747-5-5 Optoisolator Safety Standard section of the Avago Regulatory Guide to Isolation Circuits, AV02-2041EN for a detailed description of Method a and Method b partial discharge test profiles.

** Refer to the following figure for dependence of P_S and I_S on ambient temperature.



Insulation and Safety Related Specifications

Parameter	Symbol	HCPL-314J	Units	Conditions		
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.		
Minimum External Tracking (Creepage)	L(102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body.		
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.		
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1		
Isolation Group	Illa			Material Group (DIN VDE 0110, 1/89, Table 1)		

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	Ts	-55	125	°C	
Operating Temperature	T _A	-40	100	°C	
Average Input Current	I _{F(AVG)}		25	mA	1
Peak Transient Input Current (<1 μs pulse width, 300pps)	I _{F(TRAN)}		1.0	А	
Reverse Input Voltage	V _R		5	V	
"High" Peak Output Current	I _{OH(PEAK)}		0.6	А	2
"Low" Peak Output Current	I _{OL(PEAK)}		0.6	А	2
Supply Voltage	V _{CC} -V _{EE}	-0.5	35	V	
Output Voltage	V _{O(PEAK)}	-0.5	V _{CC}	V	
Output Power Dissipation	Po		260	mW	3
Input Power Dissipation	PI		105	mW	4
Lead Solder Temperature	260°C for 10 sec., 7	1.6 mm below sea	iting plane		
Solder Reflow Temperature Profile	See Package Outline	Drawings section			

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	Note
Power Supply	V _{CC} -V _{EE}	10	30	V	
Input Current (ON)	I _{F(ON)}	8	12	mA	
Input Voltage (OFF)	V _{F(OFF)}	-3.6	0.8	V	
Operating Temperature	T _A	-40	100	°C	

Electrical Specifications (DC)

Over recommended operating conditions unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
High Level Output Current	I _{OH}	0.2			А	$Vo = V_{CC} - 4$	2	5
			0.4	0.5		$Vo = V_{CC}-10$	3	2
Low Level Output Current	I _{OL}	0.2	0.4		А	$Vo = V_{EE} + 2.5$	5	5
			0.4	0.5		$Vo = V_{EE} + 10$	6	2
High Level Output Voltage	V _{OH}	V _{CC} -4	V _{CC} -1.8		V	lo = -100 mA	1	6, 7
Low Level Output Voltage	V _{OL}		0.4	1	V	lo = 100 mA	4	
High Level Supply Current	ICCH		0.7	3	mA	lo = 0 mA	7,8	15
Low Level Supply Current	I _{CCL}		1.2	3	mA	lo = 0 mA		
Threshold Input Current Low to High	I _{FLH}			5	mA	lo = 0 mA, Vo>5 V	9, 15	
Threshold Input Voltage High to Low	V _{FHL}	0.8			V	_		
Input Forward Voltage	VF	1.2	1.5	1.8	V	I _F = 10 mA	16	
Temperature Coefficient of Input Forward Voltage	$\Delta V_F / \Delta T_A$		-1.2		mV/°C			
Input Reverse Breakdown Voltage	BV _R	3	10		V	I _R = 100 μA		
Input Capacitance	C _{IN}		70		pF	f = 1 MHz, $V_F = 0 V$		

Switching Specifications (AC)

Over recommended operating conditions unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t _{PLH}	0.1	0.2	0.7	μs	Rg = 47 Ω, Cg = 3 nF,	10, 11, 12, 13,	14
Propagation Delay Time to Low Output Level	t _{PHL}	0.1	0.3	0.7	μs	f = 10 kHz, Duty Cycle =50%, $-I_F = 8 \text{ mA},$	14, 17	
Propagation Delay Difference Between Any Two Parts or Channels	PDD	-0.5		0.5	μs	$V_{CC} = 30 V$		10
Rise Time	t _R		50		ns			
Fall Time	t _F		50		ns			
Output High Level Common Mode Transient Immunity	CM _H	25	35		kV/µs	T _A = 25°C, V _{CM} = 1.5 kV	18	11, 12
Output Low Level Common Mode Transient Immunity	CM _L	25	35		kV/µs	_	18	11, 13

Package Characteristics


For each channel unless otherwise specified.


Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage	V _{ISO}	5000			Vrms	T _A =25°C, RH<50%		8,9
Output-Output Momentary Withstand Voltage	V _{O-O}	1500			Vrms	for 1 min.		16
Input-Output Resistance	R _{I-O}		10 ¹²		Ω	V _{I-O} =500 V		9
Input-Output Capacitance	C _{I-O}		1.2		pF	Freq=1 MHz		


Notes:


1. Derate linearly above 70°C free air temperature at a rate of 0.3 mA/°C.


- 2. Maximum pulse width = 10 μ s, maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with I_O peak minimum = 0.4 A. See Application section for additional details on limiting I_{OL} peak.
- 3. Derate linearly above 85°C, free air temperature at the rate of 4.0 mW/°C.
- 4. Input power dissipation does not require derating.
- 5. Maximum pulse width = 50 μ s, maximum duty cycle = 0.5%.
- 6. In this test, V_{OH} is measured with a DC load current. When driving capacitive load V_{OH} will approach V_{CC} as I_{OH} approaches zero amps.
- 7. Maximum pulse width = 1 ms, maximum duty cycle = 20%.
- 8. In accordance with UL 1577, each HCPL-314J optocoupler is proof tested by applying an insulation test voltage ≥ 6000 Vrms for 1 second. This test is performed before 100% production test for partial discharge (method B) shown in the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table, if applicable.
- 9. Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.
- 10. PDD is the difference between t_{PHL} and t_{PLH} between any two parts or channels under the same test conditions.
- 11. Pins 3 and 4 (HCPL-314J) need to be connected to LED common.
- 12. Common mode transient immunity in the high state is the maximum tolerable |dVcm/dt| of the common mode pulse V_{CM} to assure that the output will remain in the high state (i.e. Vo > 6.0 V).
- 13. Common mode transient immunity in a low state is the maximum tolerable $|dV_{CM}/dt|$ of the common mode pulse, V_{CM} , to assure that the output will remain in a low state (i.e. Vo < 1.0 V).
- 14. This load condition approximates the gate load of a 1200 V/25 A IGBT.
- 15. For each channel. The power supply current increases when operating frequency and Qg of the driven IGBT increases.
- 16. Device considered a two terminal device: Channel one output side pins shorted together, and channel two output side pins shorted together.


















Figure 10. Propagation Delay vs. V_{CC}.

Figure 11. Propagation Delay vs. IF.

Figure 12. Propagation Delay vs. Temperature.






Figure 13. Propagation Delay vs. Rg.






Figure 14. Propagation Delay vs. Cg.









Figure 16. Input Current vs. Forward Voltage.






Figure 17. Propagation Delay Test Circuit and Waveforms.




Figure 18. CMR Test Circuit and Waveforms.

Applications Information

Eliminating Negative IGBT Gate Drive

To keep the IGBT firmly off, the HCPL-314J has a very low maximum V_{OL} specification of 1.0 V. Minimizing Rg and the lead inductance from the HCPL-314J to the IGBT gate and emitter (possibly by mounting the HCPL-314J on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 19. Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the HCPL-314J input as this can result in unwanted coupling of transient signals into

the input of HCPL-314J and degrade performance. (If the IGBT drain must be routed near the HCPL-314J input, then the LED should be reverse biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the HCPL-314J.) An external clamp diode may be connected between pins 14 & 15 and pins 9 & 10 (as shown in Figure 19) for the protection of HCPL-314J in the case of IGBTs switching inductive load.




Figure 19. Recommended LED Drive and Application Circuit for HCPL-314J.

Selecting the Gate Resistor (Rg)

Step 1: Calculate R_g minimum from the I_{OL} peak specification. The IGBT and Rg in Figure 24 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL-314J.

$$Rg \ge \frac{V_{CC} - V_{OL}}{I_{OLPEAK}}$$
$$= \frac{24 V - 5 V}{0.6A}$$
$$= 32 \Omega$$

The V_{OL} value of 5 V in the previous equation is the V_{OL} at the peak current of 0.6A. (See Figure 6).

Step 2: Check the HCPL-314J power dissipation and increase Rg if necessary. The HCPL-314J total power dissipation (P_T) is equal to the sum of the emitter power (P_E) and the output power (P_O).

PT = PE + PO

 $PE = IF \bullet VF \bullet Duty Cycle$

 $PO = PO(BIAS) + PO(SWITCHING) = ICC \bullet VCC + ESW(Rg,Qg) \bullet f$

 $= (ICCBIAS + KICC \bullet Qg \bullet f) \bullet VCC + ESW (Rg, Qg) \bullet f$

where *Kicc* • *Qg* • *f* is the increase in I_{CC} due to switching and Kicc is a constant of 0.001 mA/(nC*kHz). For the circuit in Figure 19 with IF (worst case) = 10 mA, Rg = 32 Ω , Max Duty Cycle = 80%, Qg = 100 nC, f = 20 kHz and T_{AMAX} = 85°C:

 $PE = 10 mA \bullet 1.8 V \bullet 0.8 = 14 mW$

 $PO = (3 mA + (0.001 mA/(nC \bullet kHz)) \bullet 20 kHz \bullet 100 nC) \bullet 24 V + 0.4 \mu J \bullet 20 kHz$

= 128 *mW*

< 260 mW (PO(MAX) @ 85°C)

The value of 3 mA for I_{CC} in the previous equation is the max. I_{CC} over entire operating temperature range.

Since PO for this case is less than PO(MAX), Rg = 32 Ω is alright for the power dissipation.




Figure 20. Energy Dissipated in the HCPL-314J and for Each IGBT Switching Cycle.

LED Drive Circuit Considerations for Ultra High CMR Performance

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 21. The HCPL-314J improves CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 22. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 19), can achieve 10 kV/µs CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.




Figure 21. Optocoupler Input to Output Capacitance Model for Unshielded Optocouplers.




Figure 22. Optocoupler Input to Output Capacitance Model for Shielded Optocouplers.




Figure 23. Equivalent Circuit for Figure 17 During Common Mode Transient.




Figure 24. Not Recommended Open Collector Drive Circuit.




Figure 25. Recommended LED Drive Circuit for Ultra-High CMR IPM Dead Time and Propagation Delay Specifications.

CMR with the LED On (CMR_H)

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 8 mA provides adequate margin over the maximum IFLH of 5 mA to achieve 10 kV/ μ s CMR.

CMR with the LED Off (CMRL)

A high CMR LED drive circuit must keep the LED off (VF \leq VF(OFF)) during common mode transients. For example, during a -dVCM/dt transient in Figure 23, the current flowing through CLEDP also flows through the RSAT and VSAT of the logic gate. As long as the low state voltage developed across the logic gate is less than VF(OFF) the LED will remain off and no common mode failure will occur.


The open collector drive circuit, shown in Figure 24, can not keep the LED off during a +dVCM/dt transient, since all the current flowing through CLEDN must be supplied by the LED, and it is not recommended for applications requiring ultra high CMR1 performance. The alternative drive circuit which like the recommended application circuit (Figure 19), does achieve ultra high CMR performance by shunting the LED in the off state.

IPM Dead Time and Propagation Delay Specifications

The HCPL-314J includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time high and low side power transistors are off. Any overlap in QI and Q2 conduction will result in large currents flowing through the power devices from the high-voltage to the low-voltage motor rails. To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 26. The amount of delay necessary to achieve this condition is equal to the maximum value of the propagation delay difference specification, PDD max, which is specified to be 500 ns over the operating temperature range of -40° to 100°C.


Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specification as shown in Figure 27. The maximum dead time for the HCPL-314J is 1 μ s (= 0.5 μ s - (-0.5 μ s)) over the operating temperature range of -40°C to 100°C.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.



*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 26. Minimum LED Skew for Zero Dead Time.



*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 27. Waveforms for Dead Time.

For product information and a complete list of distributors, please go to our website:

www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2015 Avago Technologies. All rights reserved. Obsoletes 5989-2943EN AV02-0169EN - March 9, 2015

