TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	5
Thermal Considerations	5
ESD Caution	5
Pin Configurations and Function Descriptions	6
Typical Performance Characteristics	8

REVISION HISTORY

3/15—Rev. A to Rev. B	
Changed ADCMP55x to	
ADCMP551/ADCMP552/ADCMP553	Throughout
Changes to Table 3	6
Updated Outline Dimensions	14
Changes to Ordering Guide	

6/13—Rev. 0 to Rev. A

Updated Outline Dimensions	14
Changes to Ordering Guide	15

10/04—Revision 0: Initial Version

Timing Information 10
Applications Information 11
Clock Timing Recovery11
Optimizing High Speed Performance 11
Comparator Propagation Delay Dispersion11
Comparator Hysteresis 12
Minimum Input Slew Rate Requirement 12
Typical Application Circuits
Outline Dimensions14
Ordering Guide15

SPECIFICATIONS

 $V_{\rm CCI}$ = 3.3 V, $V_{\rm CCO}$ = 3.3 V, $T_{\rm A}$ = 25°C, unless otherwise noted.

Table 1. Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
DC INPUT CHARACTERISTICS						
Input Voltage Range			-0.2		Vcci – 2.0	V
Input Differential Voltage Range			-3		+3	v
Input Offset Voltage	Vos	-IN = 0 V, +IN = 0 V	-10.0	±2.0	+10.0	mV
Input Offset Voltage Channel Matching				±1.0		mV
Offset Voltage Tempco	ΔV _{os} /d _T			2.0		μV/°C
Input Bias Current	lin	-IN = -0.2 V, +IN = +1.3 V	-28.0	-6.0	+5.0	μA
Input Bias Current Tempco				-5.0		nA/°C
Input Offset Current			-3.0	±1.0	+3.0	μA
Input Capacitance	CIN			1.0		pF
Input Resistance, Differential Mode				1800		kΩ
Input Resistance, Common Mode				1000		kΩ
Active Gain	Av			60		dB
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -0.2 \text{ V to } +1.3 \text{ V}$		76		dB
Hysteresis	Contract	$R_{HYS} = \infty$		±0.5		mV
LATCH ENABLE CHARACTERISTICS				±0.5		1110
Latch Enable Voltage Range			V _{ccl} – 1.8		V _{CCI} – 0.8	v
Latch Enable Voltage Range			0.4		Vcci – 0.8 1.0	v
						-
Latch Enable Input High Current		$@V_{CCI} - 0.8V$	-150		+150	μA
Latch Enable Input Low Current		@ V _{CCI} – 1.8 V	-150		+150	μA
LE Voltage, Open		Latch inputs not connected	V _{CCI} – 0.15		V _{CCI}	V
LE Voltage, Open		Latch inputs not connected	V _{CCI} /2 – 0.075		V _{CCI} /2 + 0.075	V
Latch Setup Time	ts	$V_{OD} = 250 \text{ mV}$		100		ps
Latch Hold Time	tн	$V_{OD} = 250 \text{ mV}$		100		ps
Latch to Output Delay	tploh, tplol	$V_{OD} = 250 \text{ mV}$		450		ps
Latch Minimum Pulse Width	t PL	$V_{OD} = 250 \text{ mV}$		700		ps
DC OUTPUT CHARACTERISTICS						
Output Voltage—High Level	V _{OH}	PECL 50 Ω to V_{DD} – 2.0 V	Vcco – 1.15		Vcco – 0.78	V
Output Voltage—Low Level	Vol	PECL 50 Ω to V_{DD} – 2.0 V	V _{cco} – 2.00		V _{cco} – 1.54	V
AC OUTPUT CHARACTERISTICS						
Rise Time	t _R	10% to 90%		510		ps
Fall Time	t⊧	10% to 90%		490		ps
AC OUTPUT CHARACTERISTICS (ADCMP553)						
Rise Time	t _R	10% to 90%		440		ps
Fall Time	t⊧	10% to 90%		410		ps
AC PERFORMANCE						1
Propagation Delay	t PD	$V_{OD} = 1 V$		500		ps
		$V_{OD} = 20 \text{ mV}$		625		ps
Propagation Delay Tempco	$\Delta t_{PD}/d_T$	$V_{OD} = 1 V$		0.25		ps/°C
Prop Delay Skew—Rising Transition to Falling Transition		$V_{OD} = 1 V$		35		ps
Within Device Propagation Delay Skew—Channel-to-Channel		$V_{OD} = 1 V$		35		ps
Overdrive Dispersion		$20 \text{ mV} \le V_{OD} \le 100 \text{ mV}$		75		ps
Overdrive Dispersion		$50 \text{ mV} \le V_{\text{OD}} \le 1.0 \text{ V}$		75		ps
Slew Rate Dispersion		$0.4 \text{ V/ns} \le \text{SR} \le 1.33 \text{ V/ns}$		75		
Siew Rate Dispersion		U.4 V/IIS ≤ 3R ≤ 1.33 V/IIS		15		ps

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
AC PERFORMANCE (continued)						
Pulse Width Dispersion		700 ps ≤ PW ≤ 10 ns		25		ps
Duty Cycle Dispersion		33 MHz, 1 V/ns, V _{CM} = 0.5 V		10		ps
Common-Mode Voltage Dispersion		1 V swing, 0.3 V \leq V _{CM} \leq 0.8 V		10		ps
Equivalent Input Rise Time Bandwidth ¹	BW _{EQ}	0 V to 1 V swing, 2 V/ns		750		MHz
Maximum Toggle Rate		>50% output swing		800		MHz
Minimum Pulse Width	PW _{MIN}	$\Delta t_{PD} < 25 \text{ ps}$		700		ps
RMS Random Jitter		V _{OD} = 250 mV, 1.3 V/ns, 500 MHz, 50% duty cycle		1.1		ps
Unit-to-Unit Propagation Delay Skew				50		ps
POWER SUPPLY (ADCMP551/ADCMP552)						
Input Supply Current	Ivcci	@ 3.3 V	8	12	17	mA
Output Supply Current	Ivcco	@ 3.3 V without load	3	5	9	mA
Output Supply Current		@ 3.3 V with load	40	55	70	mA
Input Supply Voltage	V _{CCI}	Dual	3.135	3.3	5.25	V
Output Supply Voltage	Vcco	Dual	3.135	3.3	5.25	V
Positive Supply Differential	Vcco – Vcci		-0.2		+2.3	V
Power Dissipation	PD	Dual, without load	40	55	75	mW
Power Dissipation		Dual, with load	90	110	130	mW
DC Power Supply Rejection Ratio—Vcci	PSRR vcci			75		dB
DC Power Supply Rejection Ratio—Vcco	PSRRvcco			85		dB
POWER SUPPLY (ADCMP553)						
Positive Supply Current	lvcc	@ 3.3 V without load		9	13	mA
Positive Supply Current		@ 3.3 V with load		35	42	mA
Positive Supply Voltage	Vcc	Dual	3.135	3.3	5.25	V
Power Dissipation	PD	Dual, without load		30	42	mW
Power Dissipation		Dual, with load		60	75	mW
DC Power Supply Rejection Ratio—Vcc	PSRRvcc			70		dB
HYSTERESIS (ADCMP552 Only)						
Programmable Hysteresis			0		40	mV

¹ Equivalent input rise time bandwidth assumes a first order input response and is calculated by the following formula: $BW_{EQ} = .22/\sqrt{(tr_{COMP}^2 - tr_{IN}^2)}$, where tr_{IN} is the 20/80 input transition time applied to the comparator and tr_{COMP} is the effective transition time as digitized by the comparator input.

ABSOLUTE MAXIMUM RATINGS

Table 2.

1 abic 2.			
Parameter	Rating		
Supply Voltages			
Input Supply Voltage (V _{CCI} to GND)	–0.5 V to +6.0 V		
Output Supply Voltage (Vcco to GND)	–0.5 V to +6.0 V		
Ground Voltage Differential	–0.5 V to +0.5 V		
Input Voltages			
Input Common-Mode Voltage	–0.5 V to +3.5 V		
Differential Input Voltage	–4.0 V to +4.0 V		
Input Voltage, Latch Controls	–0.5 V to +5.5 V		
Output			
Output Current	30 mA		
Temperature			
Operating Temperature, Ambient	-40°C to +85°C		
Operating Temperature, Junction	125°C		
Storage Temperature Range	–65°C to +150°C		

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL CONSIDERATIONS

The ADCMP551 16-lead QSOP package has a θ_{IA} (junction-toambient thermal resistance) of 104°C/W in still air.

The ADCMP552 20-lead QSOP package has a θ_{JA} (junction-to-ambient thermal resistance) of 80°C/W in still air.

The ADCMP553 8-lead MSOP package has a θ_{JA} (junction-to-ambient thermal resistance) of 130°C/W in still air.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Table 3. Pin Function Descriptions

Pin No.		Pin No.			
ADCMP551	ADCMP552	ADCMP553	Mnemonic	Description	
3, 14	1, 4, 17, 20		Vcco	Logic Supply Terminal.	
1	2	6	QA	One of Two Complementary Outputs for Channel A. QA is logic high if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator is in the compare mode). See the description of Pin LEA for more information.	
2	3	5	QA	One of Two Complementary Outputs for Channel A. QA is logic low if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator is in the compare mode). See the description of Pin LEA for more information.	
4	5	2	LEA	One of Two Complementary Inputs for Channel A Latch Enable. In compare mode (logic high), the output tracks changes at the input of the comparator. In latch mode (logic low), the output reflects the input state just prior to the comparator being placed into latch mode. LEA must be driven in conjunction with LEA.	
5	6	1	LEA	One of Two Complementary Inputs for Channel A Latch Enable. In compare mode (logic low), the output tracks changes at the input of the comparator. In latch mode (logic high), the output reflects the input state just prior to the comparator being placed into latch mode. LEA must be driven in conjunction with LEA.	
6	7		V _{CCI}	Input Supply Terminal.	
7	8	4	–INA	Inverting Analog Input of the Differential Input Stage for Channel A. The inverting A input must be driven in conjunction with the noninverting A input.	
8	9	3	+INA	Noninverting Analog Input of the Differential Input Stage for Channel A. The noninverting A input must be driven in conjunction with the inverting A input.	
	10		HYSA	Programmable Hysteresis.	
	11		HYSB	Programmable Hysteresis.	
9	12		+INB	Noninverting Analog Input of the Differential Input Stage for Channel B. The noninverting B input must be driven in conjunction with the inverting B input.	
10	13		–INB	Inverting Analog Input of the Differential Input Stage for Channel B. The inverting B input must be driven in conjunction with the noninverting B input.	
11	14	8	AGND	Analog Ground.	
12	15		LEB	One of Two Complementary Inputs for Channel B Latch Enable. In compare mode (logic low), the output tracks changes at the input of the comparator. In latch mode (logic high), the output reflects the input state just prior to the comparator being placed into latch mode. LEB must be driven in conjunction with LEB.	

Pin No.				
ADCMP551	ADCMP552	ADCMP553	Mnemonic	Description
13	16		LEB	One of Two Complementary Inputs for Channel B Latch Enable. In compare mode (logic high), the output tracks changes at the input of the comparator. In latch mode (logic low), the output reflects the input state just prior to the comparator being placed into latch mode. LEB must be driven in conjunction with LEB.
15	18		QB	One of Two Complementary Outputs for Channel B. $\overline{\text{QB}}$ is logic low if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator is in the compare mode). See the description of Pin LEB for more information.
16	19		QB	One of Two Complementary Outputs for Channel B. QB is logic high if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator is in the compare mode). See the description of Pin LEB for more information.
		7	Vcc	Positive Supply Terminal.

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{CCI} = 3.3 V, V_{CCO} = 3.3 V, T_A = 25°C, unless otherwise noted.



Figure 7. ADCMP551/2 Rise/Fall Time vs. Temperature









Figure 10. ADCMP553 Rise/Fall Time vs. Temperature

Data Sheet



Figure 11. Propagation Delay vs. Temperature







Figure 13. Comparator Hysteresis vs. R_{HYS}

ADCMP551/ADCMP552/ADCMP553



Figure 14. Propagation Delay vs. Common-Mode Voltage



Figure 15. Propagation Delay Error vs. Pulse Width



TIMING INFORMATION



Figure 17. System Timing Diagram

Figure 17 shows the compare and latch features of the ADCMP551/ADCMP552/ADCMP553. Table 4 describes the terms in the diagram.

Table 4. Timing Descriptions

Symbol	Timing	Description
t _{PDH}	Input to Output High Delay	Propagation delay measured from the time the input signal crosses the reference (\pm the input offset voltage) to the 50% point of an output low-to-high transition
t _{PDL}	Input to Output Low Delay	Propagation delay measured from the time the input signal crosses the reference (\pm the input offset voltage) to the 50% point of an output high-to-low transition
t _{PLOH}	Latch Enable to Output High Delay	Propagation delay measured from the 50% point of the latch enable signal low-to-high transition to the 50% point of an output low-to-high transition
t _{PLOL}	Latch Enable to Output Low Delay	Propagation delay measured from the 50% point of the latch enable signal low-to-high transition to the 50% point of an output high-to-low transition
t _Η	Minimum Hold Time	Minimum time after the negative transition of the latch enable signal that the input signal must remain unchanged to be acquired and held at the outputs
t _{PL}	Minimum Latch Enable Pulse Width	Minimum time the latch enable signal must be high to acquire an input signal change
ts	Minimum Setup Time	Minimum time before the negative transition of the latch enable signal that an input signal change must be present to be acquired and held at the outputs
t _R	Output Rise Time	Amount of time required to transition from a low to a high output as measured at the 20% and 80% points
t _F	Output Fall Time	Amount of time required to transition from a high to a low output as measured at the 20% and 80% points
Vod	Voltage Overdrive	Difference between the differential input and reference input voltages

APPLICATIONS INFORMATION

The comparators in the ADCMP551/ADCMP552/ADCMP553 are very high speed devices. Consequently, high speed design techniques must be employed to achieve the best performance. The most critical aspect of any ADCMP551/ADCMP552/ ADCMP553 design is the use of a low impedance ground plane. A ground plane, as part of a multilayer board, is recommended for proper high speed performance. Using a continuous conductive plane over the surface of the circuit board can create this, allowing breaks in the plane only for necessary signal paths. The ground plane provides a low inductance ground, eliminating any potential differences at different ground points throughout the circuit board caused by ground bounce. A proper ground plane also minimizes the effects of stray capacitance on the circuit board.

It is also important to provide bypass capacitors for the power supply in a high speed application. A 1 μ F electrolytic bypass capacitor should be placed within 0.5 inches of each power supply pin to ground. These capacitors reduce any potential voltage ripples from the power supply. In addition, a 10 nF ceramic capacitor should be placed as close to the power supply pins as possible on the ADCMP551/ADCMP552/ADCMP553 to ground. These capacitors act as a charge reservoir for the device during high frequency switching.

The LATCH ENABLE input is active low (latched). If the latching function is not used, the LATCH ENABLE input pins may be left open. The internal pull-ups on the latch pins set the latch to transparent mode. If the latch is to be used, valid PECL voltages are required on the inputs for proper operation. The PECL voltages should be referenced to $V_{\rm CCI}$.

Occasionally, one of the two comparator stages within the ADCMP551/ADCMP552 is not used. The inputs of the unused comparator should not be allowed to float. The high internal gain may cause the output to oscillate (possibly affecting the comparator that is being used) unless the output is forced into a fixed state. This is easily accomplished by ensuring that the two inputs are at least one diode drop apart, while also appropriately connecting the LATCH ENABLE and LATCH ENABLE inputs as described previously.

The best performance is achieved with the use of proper PECL terminations. The open-emitter outputs of the ADCMP551/ ADCMP552/ADCMP553 are designed to be terminated through 50 Ω resistors to V_{CCO} – 2.0 V or any other equivalent PECL termination. If high speed PECL signals must be routed more than a centimeter, microstrip or stripline techniques may be required to ensure proper transition times and prevent output ringing.

CLOCK TIMING RECOVERY

Comparators are often used in digital systems to recover clock timing signals. High speed square waves transmitted over a distance, even tens of centimeters, can become distorted due to stray capacitance and inductance. Poor layout or improper termination can also cause reflections on the transmission line, further distorting the signal waveform. A high speed comparator can be used to recover the distorted waveform while maintaining a minimum of delay.

OPTIMIZING HIGH SPEED PERFORMANCE

As with any high speed comparator amplifier, proper design and layout techniques should be used to ensure optimal performance from the ADCMP551/ADCMP552/ADCMP553. The performance limits of high speed circuitry can easily be a result of stray capacitance, improper ground impedance, or other layout issues.

Minimizing resistance from source to the input is an important consideration in maximizing the high speed operation of the ADCMP551/ADCMP552/ADCMP553. Source resistance in combination with equivalent input capacitance can cause a lagged response at the input, thus delaying the output. The input capacitance of the ADCMP551/ADCMP552/ADCMP552/ADCMP553, in combination with stray capacitance from an input pin to ground, could result in several picofarads of equivalent capacitance. A combination of 3 k Ω source resistance and 5 pF input capacitance yields a time constant of 15 ns, which is significantly slower than the 500 ps capability of the ADCMP551/ADCMP552/ADCMP553. Source impedances should be significantly less than 100 Ω for best performance.

Sockets should be avoided due to stray capacitance and inductance. If proper high speed techniques are used, the ADCMP551/ ADCMP552/ADCMP553 should be free from oscillation when the comparator input signal passes through the switching threshold.

COMPARATOR PROPAGATION DELAY DISPERSION

The ADCMP551/ADCMP552/ADCMP553 has been specifically designed to reduce propagation delay dispersion over an input overdrive range of 20 mV to 1 V. Propagation delay overdrive dispersion is the change in propagation delay that results from a change in the degree of overdrive (how far the switching point is exceeded by the input). The overall result is a higher degree of timing accuracy since the ADCMP551/ ADCMP552/ADCMP553 is far less sensitive to input variations than most comparator designs.

Propagation delay dispersion is an important specification in critical timing applications such as ATE, bench instruments, and nuclear instrumentation. Overdrive dispersion is defined as the variation in propagation delay as the input overdrive conditions are changed (Figure 18). For the ADCMP551/ADCMP552/ ADCMP553, overdrive dispersion is typically 125 ps as the overdrive is changed from 20 mV to 1 V. This specification applies for both positive and negative overdrive since the ADCMP551/ADCMP552/ADCMP553 has equal delays for positive- and negative-going inputs.





COMPARATOR HYSTERESIS

The addition of hysteresis to a comparator is often useful in a noisy environment or where it is not desirable for the comparator to toggle between states when the input signal is at the switching threshold. The transfer function for a comparator with hysteresis is shown in Figure 19. If the input voltage approaches the threshold from the negative direction, the comparator switches from a 0 to a 1 when the input crosses +V_H/2. The new switching threshold becomes $-V_H/2$. The comparator remains in a 1 state until the $-V_H/2$ threshold is crossed coming from the positive direction. In this manner, noise centered on 0 V input does not cause the comparator to switch states unless it exceeds the region bounded by $\pm V_H/2$.

Positive feedback from the output to the input is often used to produce hysteresis in a comparator (see Figure 23). The major problem with this approach is that the amount of hysteresis varies with the output logic levels, resulting in a hysteresis that is not symmetrical around zero.

In the ADCMP552, hysteresis is generated through the programmable hysteresis pin. A resistor from the HYS pin to V_{CCI} creates a current into the part that is used to generate hysteresis. Hysteresis generated in this manner is independent of output swing and is symmetrical around the trip point. The hysteresis versus resistance curve is shown in Figure 20.

A current source can also be used with the HYS pin. The relationship between the current applied to the HYS pin and the resulting hysteresis is shown in Figure 16.



MINIMUM INPUT SLEW RATE REQUIREMENT

As for all high speed comparators, a minimum slew rate must be met to ensure that the device does not oscillate when the input crosses the threshold. This oscillation is due in part to the high input bandwidth of the comparator and the parasitics of the package. Analog Devices recommends a slew rate of 1 V/ μ s or faster to ensure a clean output transition. If slew rates less than 1 V/ μ s are used, hysteresis should be added to reduce the oscillation.

TYPICAL APPLICATION CIRCUITS



Figure 21. High Speed Sampling Circuits



Figure 22. High Speed Window Comparator



Figure 23. Adding Hysteresis Using the HYS Control Pin



Figure 24. How to Interface a PECL Output to an Instrument with a 50 Ω to Ground Input

OUTLINE DIMENSIONS



Dimensions shown in inches and (millimeters)

Data Sheet

ADCMP551/ADCMP552/ADCMP553



(RM-8) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
ADCMP551BRQ	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	
ADCMP551BRQZ	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	
ADCMP551BRQZ-REEL7	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	
EVAL-ADCMP551BRQZ		Evaluation Board		
ADCMP552BRQ	-40°C to +85°C	20-Lead Shrink Small Outline Package [QSOP]	RQ-20	
ADCMP552BRQZ	-40°C to +85°C	20-Lead Shrink Small Outline Package [QSOP]	RQ-20	
EVAL-ADCMP552BRQZ		Evaluation Board		
ADCMP553BRMZ	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	B53
EVAL-ADCMP553BRMZ		Evaluation Board		

¹ Z = RoHS Compliant Part.

©2004–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04722-0-3/15(B)



www.analog.com