

TABLE OF CONTENTS

Features	1	Power Supply Bypassing.....	14
Applications.....	1	Feedback Resistor Selection.....	14
Pin Configuration.....	1	Driving Capacitive Loads.....	15
General Description	1	Power Down Pin.....	15
Revision History	2	Video Amplifier.....	15
Specifications.....	3	Single-Supply Operation	15
Absolute Maximum Ratings.....	5	Optimizing Flatness and Bandwidth	16
Thermal Resistance	5	Layout and Circuit Board Parasitics	17
ESD Caution.....	5	Outline Dimensions	18
Typical Performance Characteristics	6	Ordering Guide	18
Application Information.....	14		

REVISION HISTORY

4/06—Revision 0: Initial Version

SPECIFICATIONS

$V_S = +5\text{ V}$ (@ $T_A = 25^\circ\text{C}$, $G = +2$, $R_L = 150\ \Omega$ referred to midsupply, $C_L = 4\text{ pF}$, unless otherwise noted). For $G = +2$, $R_F = R_G = 499\ \Omega$ and for $G = +1$, $R_F = 550\ \Omega$.

Table 1.

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$V_O = 0.2\text{ V p-p}$		460		MHz
	$V_O = 2\text{ V p-p}$		165		MHz
	$V_O = 0.2\text{ V p-p}$, $R_L = 75\ \Omega$		430		MHz
	$G = +1$, $V_O = 0.2\text{ V p-p}$		650		MHz
Bandwidth for 0.1 dB Flatness	$V_O = 2\text{ V p-p}$		58		MHz
	$V_O = 2\text{ V p-p}$, $R_L = 75\ \Omega$		45		MHz
+Slew Rate (Rising Edge)	$V_O = 2\text{ V p-p}$		695		V/ μs
–Slew Rate (Falling Edge)	$V_O = 2\text{ V p-p}$		560		V/ μs
Settling Time to 0.5%	$V_O = 2\text{ V step}$		8		ns
NOISE/DISTORTION PERFORMANCE					
Harmonic Distortion HD2/HD3	$f_c = 1\text{ MHz}$, $V_O = 2\text{ V p-p}$		–90/–102		dBc
	$f_c = 5\text{ MHz}$, $V_O = 2\text{ V p-p}$		–70/–76		dBc
Input Voltage Noise	$f = 100\text{ kHz}$		4.0		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 100\text{ kHz}$, +IN/–IN		1.5/7.7		pA/ $\sqrt{\text{Hz}}$
Differential Gain	$R_L = 150\ \Omega$		0.02		%
Differential Phase	$R_L = 150\ \Omega$		0.03		Degrees
DC PERFORMANCE					
Input Offset Voltage		–13	–4.25	+13	mV
+Input Bias Current		–2	–1	+1	μA
–Input Bias Current		–7	+1.0	+10	μA
Open-Loop Transresistance		400	650		k Ω
INPUT CHARACTERISTICS					
Input Resistance	+IN		10		M Ω
	–IN		85		Ω
Input Capacitance	+IN		1.5		pF
Input Common-Mode Voltage Range			1.2 to 3.7		V
Common-Mode Rejection Ratio	$V_{CM} = 2\text{ V to }3\text{ V}$	–52	–56		dB
POWER DOWN PIN					
Input Voltage	Enabled		0.5		V
	Power down		1.8		V
Bias Current	Enabled		–200		nA
	Power down		60		μA
Turn-On Time			200		ns
Turn-Off Time			3.5		μs
OUTPUT CHARACTERISTICS					
Output Overdrive Recovery Time (Rise/Fall)	$V_{IN} = +2.25\text{ V to }-0.25\text{ V}$		60/100		ns
	$R_L = 75\ \Omega$		1.2 to 3.8		V
	$R_L = 150\ \Omega$	1.2 to 3.8	1 to 4		V
	$R_L = 1\text{ k}\Omega$	0.9 to 4.1	0.8 to 4.2		V
Short-Circuit Current	Sinking and sourcing		45		mA
POWER SUPPLY					
Operating Range		5		12	V
Total Quiescent Current	Enabled	4.5	5.2	6.5	mA
Quiescent Current	POWER DOWN pin = $+V_S$		0.2	0.5	mA
Power Supply Rejection Ratio +PSR	$+V_S = 4\text{ V to }6\text{ V}$, $-V_S = 0\text{ V}$	–60	–62		dB

ADA4860-1

$V_S = \pm 5\text{ V}$ (@ $T_A = 25^\circ\text{C}$, $G = +2$, $R_L = 150\ \Omega$, $C_L = 4\text{ pF}$, unless otherwise noted). For $G = +2$, $R_F = R_G = 499\ \Omega$ and for $G = +1$, $R_F = 550\ \Omega$.

Table 2.

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$V_O = 0.2\text{ V p-p}$		520		MHz
	$V_O = 2\text{ V p-p}$		230		MHz
	$V_O = 0.2\text{ V p-p}$, $R_L = 75\ \Omega$		480		MHz
	$G = +1$, $V_O = 0.2\text{ V p-p}$		800		MHz
	$V_O = 2\text{ V p-p}$		125		MHz
Bandwidth for 0.1 dB Flatness	$V_O = 2\text{ V p-p}$, $R_L = 75\ \Omega$		70		MHz
	$V_O = 2\text{ V p-p}$		980		V/ μs
+Slew Rate (Rising Edge)	$V_O = 2\text{ V p-p}$		790		V/ μs
–Slew Rate (Falling Edge)	$V_O = 2\text{ V p-p}$		8		ns
Settling Time to 0.5%	$V_O = 2\text{ V step}$				
NOISE/DISTORTION PERFORMANCE					
Harmonic Distortion HD2/HD3	$f_c = 1\text{ MHz}$, $V_O = 2\text{ V p-p}$		–90/–102		dBc
	$f_c = 5\text{ MHz}$, $V_O = 2\text{ V p-p}$		–77/–94		dBc
Input Voltage Noise	$f = 100\text{ kHz}$		4.0		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 100\text{ kHz}$, $+IN/-IN$		1.5/7.7		pA/ $\sqrt{\text{Hz}}$
Differential Gain	$R_L = 150\ \Omega$		0.02		%
Differential Phase	$R_L = 150\ \Omega$		0.02		Degrees
DC PERFORMANCE					
Input Offset Voltage		–13	–3.5	+13	mV
+Input Bias Current		–2	–1.0	+1	μA
–Input Bias Current		–7	+1.5	+10	μA
Open-Loop Transresistance		400	700		k Ω
INPUT CHARACTERISTICS					
Input Resistance	+IN		12		M Ω
	–IN		90		Ω
Input Capacitance	+IN		1.5		pF
Input Common-Mode Voltage Range			–3.8 to +3.7		V
Common-Mode Rejection Ratio	$V_{CM} = \pm 2\text{ V}$	–55	–58		dB
POWER DOWN PIN					
Input Voltage	Enabled		–4.4		V
	Power down		–3.2		V
Bias Current	Enabled		–250		nA
	Power down		130		μA
Turn-On Time			200		ns
Turn-Off Time			3.5		μs
OUTPUT CHARACTERISTICS					
Output Overdrive Recovery Time (Rise/Fall)	$V_{IN} = \pm 3.0\text{ V}$		45/90		ns
Output Voltage Swing	$R_L = 75\ \Omega$		± 2		V
	$R_L = 150\ \Omega$	± 2.5	± 3.1		V
	$R_L = 1\text{ k}\Omega$	± 3.9	± 4.1		V
Short-Circuit Current	Sinking and sourcing		85		mA
POWER SUPPLY					
Operating Range		5		12	V
Total Quiescent Current	Enabled	5	6	8	mA
Quiescent Current	POWER DOWN pin = $+V_S$		0.25	0.5	mA
Power Supply Rejection Ratio	$+V_S = +4\text{ V to }+6\text{ V}$, $-V_S = -5\text{ V}$	–62	–64		dB
	$+V_S = +5\text{ V}$, $-V_S = -4\text{ V to }-6\text{ V}$, POWER DOWN pin = $-V_S$	–58	–61		dB

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	12.6 V
Power Dissipation	See Figure 3
Common-Mode Input Voltage	$-V_S + 1\text{ V}$ to $+V_S - 1\text{ V}$
Differential Input Voltage	$\pm V_S$
Storage Temperature Range	-65°C to $+125^\circ\text{C}$
Operating Temperature Range	-40°C to $+105^\circ\text{C}$
Lead Temperature	JEDEC J-STD-20
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for device soldered in circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ_{JA}	Unit
6-lead SOT-23	170	$^\circ\text{C}/\text{W}$

Maximum Power Dissipation

The maximum safe power dissipation for the ADA4860-1 is limited by the associated rise in junction temperature (T_J) on the die. At approximately 150°C , which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a junction temperature of 150°C for an extended period can result in changes in silicon devices, potentially causing degradation or loss of functionality.

The power dissipated in the package (P_D) for a sine wave and a resistor load is the total power consumed from the supply minus the load power.

$$P_D = \text{Total Power Consumed} - \text{Load Power}$$

$$P_D = \left(V_{\text{SUPPLY VOLTAGE}} \times I_{\text{SUPPLY CURRENT}} \right) - \frac{V_{\text{OUT}}^2}{R_L}$$

RMS output voltages should be considered.

Airflow across the ADA4860-1 helps remove heat from the package, effectively reducing θ_{JA} . In addition, more metal directly in contact with the package leads and through holes under the device reduces θ_{JA} .

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 6-lead SOT-23 ($170^\circ\text{C}/\text{W}$) on a JEDEC standard 4-layer board. θ_{JA} values are approximations.




Figure 3. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS

$R_L = 150\ \Omega$ and $C_L = 4\ \text{pF}$, unless otherwise noted.




Figure 4. Small Signal Frequency Response for Various Gains




Figure 7. Small Signal Frequency Response for Various Gains




Figure 5. Large Signal Frequency Response for Various Gains




Figure 8. Large Signal Frequency Response for Various Gains




Figure 6. Large Signal 0.1 dB Flatness




Figure 9. Large Signal Frequency Response for Various Output Levels




Figure 10. Small Signal Frequency Response vs. R_F




Figure 13. Large Signal Frequency Response vs. R_F




Figure 11. Small Signal Frequency Response for Various Gains




Figure 14. Small Signal Frequency Response for Various Gains




Figure 12. Large Signal Frequency Response for Various Gains




Figure 15. Large Signal Frequency Response for Various Gains




Figure 16. Harmonic Distortion vs. Frequency




Figure 19. Harmonic Distortion vs. Frequency




Figure 17. Harmonic Distortion vs. Frequency




Figure 20. Harmonic Distortion vs. Frequency




Figure 18. Harmonic Distortion vs. Frequency for Various Supplies




Figure 21. Harmonic Distortion vs. Frequency for Various Supplies




Figure 22. Small Signal Transient Response for Various Supplies




Figure 25. Small Signal Transient Response for Various Supplies




Figure 23. Small Signal Transient Response for Various Capacitor Loads




Figure 26. Small Signal Transient Response for Various Capacitor Loads




Figure 24. Small Signal Transient Response for Various Capacitor Loads




Figure 27. Small Signal Transient Response for Various Capacitor Loads




Figure 28. Large Signal Transient Response for Various Supplies




Figure 31. Large Signal Transient Response for Various Supplies




Figure 29. Large Signal Transient Response for Various Capacitor Loads




Figure 32. Large Signal Transient Response for Various Capacitor Loads




Figure 30. Large Signal Transient Response for Various Capacitor Loads




Figure 33. Large Signal Transient Response for Various Capacitor Loads




Figure 34. Slew Rate vs. Input Voltage




Figure 37. Slew Rate vs. Input Voltage




Figure 35. Slew Rate vs. Input Voltage




Figure 38. Slew Rate vs. Input Voltage




Figure 36. Settling Time Rising Edge




Figure 39. Settling Time Falling Edge




Figure 40. Input Voltage Noise vs. Frequency




Figure 43. Input Current Noise vs. Frequency




Figure 41. Power Supply Rejection vs. Frequency




Figure 44. Common-Mode Rejection vs. Frequency




Figure 42. Output Overdrive Recovery




Figure 45. Output Overdrive Recovery




Figure 46. Transimpedance and Phase vs. Frequency




Figure 49. Input V_{OS} vs. Common-Mode Voltage




Figure 47. Supply Current at Various Supplies vs. Temperature




Figure 50. Supply Current vs. Supply Voltage




Figure 48. Inverting Input Bias Current vs. Output Voltage

APPLICATION INFORMATION

POWER SUPPLY BYPASSING

Attention must be paid to bypassing the power supply pins of the ADA4860-1. High quality capacitors with low equivalent series resistance (ESR), such as multilayer ceramic capacitors (MLCCs), should be used to minimize supply voltage ripple and power dissipation. Generally, a 10 μ F tantalum capacitor located in close proximity to the ADA4860-1 is required to provide good decoupling for lower frequency signals. In addition, a 0.1 μ F decoupling multilayer ceramic chip capacitor (MLCC) should be located as close to each of the power supply pins as is physically possible, no more than 1/8 inch away. The ground returns should terminate immediately into the ground plane. Locating the bypass capacitor return close to the load return minimizes ground loops and improves performance.

FEEDBACK RESISTOR SELECTION

The feedback resistor has a direct impact on the closed-loop bandwidth and stability of the current feedback op amp circuit. Reducing the resistance below the recommended value can make the amplifier response peak and even become unstable. Increasing the size of the feedback resistor reduces the closed-loop bandwidth. Table 5 provides a convenient reference for quickly determining the feedback and gain set resistor values and bandwidth for common gain configurations.

Table 5. Recommended Values and Frequency Performance¹

Gain	R _F (Ω)	R _G (Ω)	–3 dB SS BW (MHz)	–3 dB LS BW (MHz)	Large Signal 0.1 dB Flatness
+1	550	N/A	800	165	40
–1	499	499	400	400	80
+2	499	499	520	230	125
+5	348	86.6	335	265	100
+10	348	38.3	165	195	28

¹ Conditions: V_S = $\pm$ 5 V, T_A = 25°C, R_L = 150 Ω .

Figure 51 and Figure 52 show the typical noninverting and inverting configurations and the recommended bypass capacitor values.




Figure 51. Noninverting Gain




Figure 52. Inverting Gain

DRIVING CAPACITIVE LOADS

If driving loads with a capacitive component is desired, the best frequency response is obtained by the addition of a small series resistance, as shown in Figure 53. Figure 54 shows the optimum value for R_{SERIES} vs. capacitive load. The test was performed with a 50 MHz, 50% duty cycle pulse, with an amplitude of 200 mV p-p. The criteria for R_{SERIES} selection was based on maintaining approximately 1 dB of peaking in small signal frequency response. It is worth noting that the frequency response of the circuit can be dominated by the passive roll-off of R_{SERIES} and C_L .




Figure 53. Driving Capacitive Loads




Figure 54. Recommended R_{SERIES} vs. Capacitive Load

POWER DOWN PIN

The ADA4860-1 is equipped with a power-down function. The POWER DOWN pin allows the user to reduce the quiescent supply current when the amplifier is not being used. The power-down threshold levels are derived from the voltage applied to the $-V_S$ pin. When used in single-supply applications, this is especially useful with conventional logic levels. The amplifier is powered down when the voltage applied to the POWER DOWN pin is greater than $(-V_S + 0.5 \text{ V})$. The amplifier is enabled whenever the POWER DOWN pin is left open, or the voltage on the POWER DOWN pin is less than $(-V_S + 0.5 \text{ V})$. If the POWER DOWN pin is not used, it should be connected to the negative supply.

VIDEO AMPLIFIER

With low differential gain and phase errors and wide 0.1 dB flatness, the ADA4860-1 is an ideal solution for consumer and professional video applications. Figure 55 shows a typical video driver set for a noninverting gain of +2, where $R_F = R_G = 499 \Omega$. The video amplifier input is terminated to a shunt 75 Ω resistor. At the output, the amplifier has a series 75 Ω resistor for impedance matching to the video load.




Figure 55. Video Driver Schematic

SINGLE-SUPPLY OPERATION

Single-supply operation can present certain challenges for the designer. For a detailed explanation on op amp single-supply operation, see Application Note [AN-581](#).

OPTIMIZING FLATNESS AND BANDWIDTH

When using the ADA4860-1, a variety of circuit conditions and parasitics can affect peaking, gain flatness, and -3 dB bandwidth. This section discusses how the ADA4860-1 small signal responses can be dramatically altered with basic circuit changes and added stray capacitances, see the Layout and Circuit Board Parasitics section for more information.

Particularly with low closed-loop gains, the feedback resistor (R_F) effects peaking and gain flatness. However, with gain = +1, -3 dB bandwidth varies slightly, while gain = +2 has a much larger variation. For gain = +1, Figure 56 shows the effect that various feedback resistors have on frequency response. In Figure 56, peaking is wide ranging yet -3 dB bandwidths vary by only 6%. In this case, the user must pick what is desired: more peaking or flatter bandwidth. Figure 57 shows gain = +2 bandwidth and peaking variations vs. R_F and R_L . Bandwidth delta vs. R_L increase was approximately 17%. As R_F is reduced from 560 Ω to 301 Ω , the -3 dB bandwidth changes 49%, with excessive compromises in peaking, see Figure 57. For more gain = +2 bandwidth variations vs. R_F , see Figure 10 and Figure 13.




Figure 56. Small Signal Frequency Response vs. R_F




Figure 57. Small Signal Frequency Response vs. R_F vs. R_L

The impact of resistor case sizes was observed using the circuit drawn in Figure 58. The types and sizes chosen were 0402 case sized thin film and 1206 thick film. All other measurement conditions were kept constant except for the case size and resistor composition.




Figure 58. Noninverting Gain Setup for Illustration of Parasitic Effects, 50 Ω System, $R_L = 100 \Omega$

In Figure 59, a slight -3 dB bandwidth delta of approximately +10% can be seen going from a small-to-large case size. The increase in bandwidth with the larger 1206 case size is caused by an increase in parasitic capacitance across the chip resistor.




Figure 59. Small Signal Frequency Response vs. Resistor Size

LAYOUT AND CIRCUIT BOARD PARASITICS

Careful attention to printed circuit board (PCB) layout prevents associated board parasitics from becoming problematic and affecting gain flatness and -3 dB bandwidth. In the printed circuit environment, parasitics around the summing junction (inverting input) or output pins can alter pulse and frequency response. Parasitic capacitance can be unintentionally created on a PC board via two parallel metal planes with a small vertical separation (in FR4). To avoid parasitic problems near the summing junction, signal line connections between the feedback and gain resistors should be kept as short as possible to minimize the inductance and stray capacitance. For similar reasons, termination and load resistors should be located as close as possible to the respective inputs. Removing the ground plane on all layers from the area near and under the input and output pins reduces stray capacitance.

To illustrate the affects of parasitic capacitance, a small capacitor of 0.4 pF from the amplifiers summing junction (inverting input) to ground was intentionally added. This was done on two boards with equal and opposite gains of $+2$ and -2 . Figure 60 reveals the effects of parasitic capacitance at the summing junction for both noninverting and inverting gain circuits. With gain $= +2$, the additional 0.4 pF of added capacitance created an extra 43% -3 dB bandwidth extension, plus some extra peaking. For gain $= -2$, a 5% increase in -3 dB bandwidth was created with an extra 0.4 pF on summing junction.




Figure 60. Small Signal Frequency Response vs. Added Summing Junction Capacitance

In a second test, 5.6 pF of capacitance was added directly at the output of the gain $= +2$ amplifier. Figure 61 shows the results. Extra output capacitive loading on the ADA4860-1 also causes bandwidth extensions, as seen in Figure 61. The effect on the gain $= +2$ circuit is more pronounced with lighter resistive loading (1 k Ω). For pulse response behavior with added output capacitances, see Figure 23, Figure 24, Figure 26, Figure 27, Figure 29, Figure 30, Figure 32, and Figure 33.





Figure 61. Small Signal Frequency Response vs. Output Capacitive Load

For more information on high speed board layout, go to:
www.analog.com and
www.analog.com/library/analogDialogue/archives/39-09/layout.html.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-178-AB
Figure 62. 6-Lead Plastic Surface-Mount Package [SOT-23]
(RJ-6)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Ordering Quantity	Package Option	Branding
ADA4860-1YRJZ-RL ¹	–40°C to +105°C	6-Lead SOT-23	10,000	RJ-6	HKB
ADA4860-1YRJZ-RL7 ¹	–40°C to +105°C	6-Lead SOT-23	3,000	RJ-6	HKB
ADA4860-1YRJZ-R2 ¹	–40°C to +105°C	6-Lead SOT-23	250	RJ-6	HKB

¹ Z = Pb-free part.

NOTES

ADA4860-1

NOTES