

TABLE OF CONTENTS

Features	1	Applications.....	12
Applications.....	1	Four-Line Video Driver.....	12
General Description.....	1	Single-Ended-to-Differential Line Driver.....	12
Connection Diagrams.....	1	Low Noise, Low Power Preamp.....	12
Revision History	2	Power Dissipation Limits	13
Specifications.....	3	Resistor Selection	13
Absolute Maximum Ratings.....	5	Driving Capacitive Loads.....	13
Maximum Power Dissipation	5	Outline Dimensions	14
ESD Caution.....	5	Ordering Guide	16
Typical Performance Characteristics	6		
Test Circuits.....	11		

REVISION HISTORY

2/06—Rev. I to Rev. J

Changes to Format	Universal
Updated Outline Dimensions	15
Changes to Ordering Guide	16

2/04—Rev. H to Rev. I

Changes to Features.....	1
Changes to Ordering Guide	3

6/03—Rev. G to Rev. H

Changes to Absolute Maximum Ratings	3
Updated Ordering Guide.....	3
Updated Outline Dimensions	11

2/03—Rev. F to Rev. G

Changes to Product Description	1
Changes to Specifications	2
Change to Ordering Guide.....	3
Outline Dimensions Updated	11

10/02—Rev. E to Rev. F

Text Changes to Reflect Extended Temperature Range for R-8, N-8 Packages.....	1
Changes to Specifications.....	2
Changes to Absolute Maximum Ratings.....	3
Figure 2 Replaced	3
Changes to Ordering Guide	3
Outline Dimensions Updated.....	11

7/01—Rev. D to Rev. E

TPC 24 Replaced with New Graph	7
--------------------------------------	---

3/01—Rev. C to Rev. D

Edit to Curve in TPC 23	7
-------------------------------	---

2/01—Rev. B to Rev. C

Edits to Text at Top of Specifications Page (65 to 5).....	2
--	---

SPECIFICATIONS

$T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{ V}$, $R_F = 402\ \Omega$, $R_L = 100\ \Omega$, Gain = +2, unless otherwise noted.

Table 1.

Parameter	Conditions	AD8055A/AD8056A			Unit
		Min	Typ	Max	
DYNAMIC PERFORMANCE					
-3 dB Bandwidth	$G = +1, V_O = 0.1\text{ V p-p}$	220	300		MHz
	$G = +1, V_O = 2\text{ V p-p}$	125	150		MHz
Bandwidth for 0.1 dB Flatness	$G = +2, V_O = 0.1\text{ V p-p}$	120	160		MHz
	$G = +2, V_O = 2\text{ V p-p}$	125	150		MHz
Slew Rate	$V_O = 100\text{ mV p-p}$	25	40		MHz
Settling Time to 0.1%	$G = +1, V_O = 4\text{ V step}$	1000	1400		V/ μs
	$G = +2, V_O = 4\text{ V step}$	750	840		V/ μs
Rise and Fall Time, 10% to 90%	$G = +2, V_O = 2\text{ V step}$		20		ns
	$G = +1, V_O = 0.5\text{ V step}$		2		ns
	$G = +1, V_O = 4\text{ V step}$		2.7		ns
	$G = +2, V_O = 0.5\text{ V step}$		2.8		ns
	$G = +2, V_O = 4\text{ V step}$		4		ns
NOISE/HARMONIC PERFORMANCE					
Total Harmonic Distortion	$f_c = 10\text{ MHz}, V_O = 2\text{ V p-p}, R_L = 1\text{ k}\Omega$		-72		dBc
	$f_c = 20\text{ MHz}, V_O = 2\text{ V p-p}, R_L = 1\text{ k}\Omega$		-57		dBc
Crosstalk, Output-to-Output (AD8056)	$f = 5\text{ MHz}, G = +2$		-60		dB
Input Voltage Noise	$f = 100\text{ kHz}$		6		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 100\text{ kHz}$		1		pA/ $\sqrt{\text{Hz}}$
Differential Gain Error	NTSC, $G = +2, R_L = 150\ \Omega$		0.01		%
	NTSC, $G = +2, R_L = 37.5\ \Omega$		0.02		%
Differential Phase Error	NTSC, $G = +2, R_L = 150\ \Omega$		0.02		Degree
	NTSC, $G = +2, R_L = 37.5\ \Omega$		0.1		Degree
DC PERFORMANCE					
Input Offset Voltage	T_{MIN} to T_{MAX}		3	5	mV
				10	mV
Offset Drift		6			$\mu\text{V}/^\circ\text{C}$
Input Bias Current			0.4	1.2	μA
Open-Loop Gain	T_{MIN} to T_{MAX}	1			μA
	$V_O = \pm 2.5\text{ V}$	66	71		dB
	T_{MIN} to T_{MAX}	64			dB
INPUT CHARACTERISTICS					
Input Resistance			10		M Ω
Input Capacitance			2		pF
Input Common-Mode Voltage Range			3.2		$\pm\text{V}$
Common-Mode Rejection Ratio	$V_{\text{CM}} = \pm 2.5\text{ V}$		82		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	$R_L = 150\ \Omega$	2.9	3.1		$\pm\text{V}$
Output Current ¹	$V_O = \pm 2.0\text{ V}$	55	60		mA
Short-Circuit Current ¹			110		mA

AD8055/AD8056

Parameter	Conditions	AD8055A/AD8056A			Unit
		Min	Typ	Max	
POWER SUPPLY					
Operating Range		±4.0	±5.0	±6.0	V
Quiescent Current	AD8055		5.4	6.5	mA
	T_{MIN} to 125°C		7.6		mA
	T_{MIN} to 85°C			7.3	mA
	AD8056		10	12	mA
	T_{MIN} to 125°C		13.9		mA
	T_{MIN} to 85°C			13.3	mA
Power Supply Rejection Ratio	+V _S = +5 V to +6 V, -V _S = -5 V	66	72		dB
	-V _S = -5 V to -6 V, +V _S = +5 V	69	86		dB
OPERATING TEMPERATURE RANGE	AD8055ART	-40		+85	°C
	AD8055AR, AD8055AN, AD8056AR, AD8056AN, AD8056ARM	-40		+125	°C

¹ Output current is limited by the maximum power dissipation in the package. See Figure 5.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Ratings
Supply Voltage	13.2 V
Input Voltage (Common Mode)	$\pm V_s$
Differential Input Voltage	± 2.5 V
Output Short-Circuit Duration	Observe Power Derating Curves
Storage Temperature Range N, R	-65°C to +150°C
Operating Temperature Range (A Grade)	-40°C to +125°C
Lead Temperature (Soldering 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8055/AD8056 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Exceeding this limit temporarily can cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

While the AD8055/AD8056 are internally short-circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves.





Figure 5. Plot of Maximum Power Dissipation vs. Temperature for AD8055/AD8056

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




TYPICAL PERFORMANCE CHARACTERISTICS




01063-007

Figure 6. Small Step Response, $G = +1$ (See Figure 34)




01063-011

Figure 9. Large Step Response, $G = -1$ (See Figure 35)




01063-008

Figure 7. Large Step Response, $G = +1$ (See Figure 34)




01063-012

Figure 10. Small Signal Frequency Response, $G = +1, G = +2, G = +5, G = +10$



01063-010

Figure 8. Small Step Response, $G = -1$ (See Figure 35)



01063-013

Figure 11. Large Signal Frequency Response, $G = +1, G = +2, G = +5, G = +10$




Figure 12. 0.1 dB Flatness




Figure 15. Distortion vs. V_{OUT} @ 20 MHz




Figure 13. Harmonic Distortion vs. Frequency




Figure 16. Rise Time and Fall Time vs. V_{IN}




Figure 14. Harmonic Distortion vs. Frequency




Figure 17. Rise Time and Fall Time vs. V_{IN}




Figure 18. Settling Time

01063-020




Figure 21. PSRR vs. Frequency

01063-023




Figure 19. Rise Time and Fall Time vs. V_{IN}

01063-021




Figure 22. Overload Recovery

01063-024




Figure 20. Rise Time and Fall Time vs. V_{IN}

01063-022




Figure 23. Crosstalk (Output-to-Output) vs. Frequency

01063-025




Figure 24. CMRR vs. Frequency

01063-026




Figure 27. Phase vs. Frequency

01063-028




Figure 25. Overload Recovery

01063-027




Figure 28. Differential Gain and Differential Phase

01063-029




Figure 26. Open-Loop Gain vs. Frequency

01063-028




Figure 29. Differential Gain and Differential Phase

01063-031




Figure 30. Output Swing vs. Temperature




Figure 32. Current Noise vs. Frequency




Figure 31. Voltage Noise vs. Frequency






Figure 33. Output Impedance vs. Frequency

TEST CIRCUITS

Figure 34. $G = +1$, $R_L = 100\ \Omega$

01063-006

Figure 35. $G = -1$, $R_L = 100\ \Omega$

01063-009

APPLICATIONS

FOUR-LINE VIDEO DRIVER

The AD8055 is a useful low cost circuit for driving up to four video lines. For such an application, the amplifier is configured for a noninverting gain of 2, as shown in Figure 36. The input video source is terminated in 75 Ω and is applied to the high impedance noninverting input.

Each output cable is connected to the op amp output via a 75 Ω series back termination resistor for proper cable termination. The terminating resistors at the other ends of the lines divide the output signal by 2, which is compensated for by the gain of 2 of the op amp stage.

For a single load, the differential gain error of this circuit was measured as 0.01%, with a differential phase error of 0.02°. The two load measurements were 0.02% and 0.03°, respectively. For four loads, the differential gain error is 0.02%, while the differential phase increases to 0.1°.




Figure 36. Four-Line Video Driver

SINGLE-ENDED-TO-DIFFERENTIAL LINE DRIVER

Creating differential signals from single-ended signals is required for driving balanced, twisted pair cables, differential input ADCs, and other applications that require differential signals. This can be accomplished by using an inverting and a noninverting amplifier stage to create the complementary signals.

The circuit shown in Figure 37 shows how an AD8056 can be used to make a single-ended-to-differential converter that offers some advantages over the architecture previously mentioned. Each op amp is configured for unity gain by the feedback resistors from the outputs to the inverting inputs. In addition, each output drives the opposite op amp with a gain of -1 by means of the crossed resistors. The result of this is that the outputs are complementary and there is high gain in the overall configuration.

Feedback techniques similar to a conventional op amp are used to control the gain of the circuit. From the noninverting input of AMP1 to the output of AMP2 is an inverting gain.

Between these points, a feedback resistor can be used to close the loop. As in the case of a conventional op amp inverting gain stage, an input resistor is added to vary the gain.

The gain of this circuit from the input to AMP1 output is R_F/R_i , while the gain to the output of AMP2 is $-R_F/R_i$. The circuit therefore creates a balanced differential output signal from a single-ended input. The advantage of this circuit is that the gain can be changed by changing a single resistor, while still maintaining the balanced differential outputs.




Figure 37. Single-Ended-to-Differential Line Driver

LOW NOISE, LOW POWER PREAMP

The AD8055 makes a good, low cost, low noise, low power preamp. A gain-of-10 preamp can be made with a feedback resistor of 909 Ω and a gain resistor of 100 Ω, as shown in Figure 38. The circuit has a -3 dB bandwidth of 20 MHz.




Figure 38. Low Noise, Low Power Preamp with $G = +10$ and $BW = 20$ MHz

With a low source resistance ($<$ approximately 100 Ω), the major contributors to the input-referred noise of this circuit are the input voltage noise of the amplifier and the noise of the 100 Ω resistor. These are 6 nV/√Hz and 1.2 nV/√Hz, respectively. These values yield a total input referred noise of 6.1 nV/√Hz.

POWER DISSIPATION LIMITS

With a 10 V supply (total $V_{CC} - V_{EE}$), the quiescent power dissipation of the AD8055 in the SOT-23-5 package is 65 mW, while the quiescent power dissipation of the AD8056 in the MSOP-8 is 120 mW. This translates into a 15.6°C rise above the ambient for the SOT-23-5 package and a 24°C rise for the MSOP-8 package.

The power dissipated under heavy load conditions is approximately equal to the supply voltage minus the output voltage, times the load current, plus the quiescent power previously computed. The total power dissipation is then multiplied by the thermal resistance of the package to find the temperature rise, above ambient, of the part. The junction temperature should be kept below 150°C.

The AD8055 in the SOT-23-5 package can dissipate 270 mW, while the AD8056 in the MSOP-8 package can dissipate 325 mW (at 85°C ambient) without exceeding the maximum die temperature. In the case of the AD8056, this is greater than 1.5 V rms into 50 Ω, enough to accommodate a 4 V p-p sine wave signal on both outputs simultaneously. However, because each output of the AD8055 or AD8056 is capable of supplying as much as 110 mA into a short circuit, a continuous short-circuit condition will exceed the maximum safe junction temperature.

RESISTOR SELECTION

Table 3 is a guide for resistor selection for maintaining gain flatness vs. frequency for various values of gain.

Table 3.

Gain	R_F (Ω)	R_G (Ω)	-3 dB Bandwidth (MHz)
+1	0	300	300
+2	402	402	160
+5	1 k	249	45
+10	909	100	20

DRIVING CAPACITIVE LOADS

When driving a capacitive load, most op amps exhibit peaking in the frequency response just before the frequency rolls off. Figure 39 shows the responses for an AD8056 running at a gain of +2, with an 100 Ω load that is shunted by various values of capacitance. It can be seen that under these conditions the part is still stable with capacitive loads of up to 30 pF.




Figure 39. Capacitive Load Drive

In general, to minimize peaking or to ensure the stability for larger values of capacitive loads, a small series resistor, R_S , can be added between the op amp output and the capacitor, C_L . For the setup depicted in Figure 40, the relationship between R_S and C_L was empirically derived and is shown in Figure 41. R_S was chosen to produce less than 1 dB of peaking in the frequency response. Note also that after a sharp rise, R_S quickly settles to approximately 25 Ω.




Figure 40. Setup for R_S vs. C_L






Figure 41. R_S vs. C_L

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-001-BA
 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 42. 8-Lead Plastic Dual In-Line Package [PDIP]
 Narrow Body (N-8)
 Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-012-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.


Figure 43. 8-Lead Standard Small Outline Package [SOIC_N]
 Narrow Body (R-8)
 Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 44. 8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-178-AA

Figure 45. 5-Lead Small Outline Transistor Package [SOT-23] (RJ-5)

Dimensions shown in millimeters

AD8055/AD8056

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8055AN	-40°C to +125°C	8-Lead PDIP	N-8	
AD8055ANZ ¹	-40°C to +125°C	8-Lead PDIP	N-8	
AD8055AR	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8055AR-REEL	-40°C to +125°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	
AD8055AR-REEL7	-40°C to +125°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	
AD8055ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8055ARZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	
AD8055ARZ-REEL7 ¹	-40°C to +125°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	
AD8055ART-R2	-40°C to +85°C	5-Lead SOT-23, Reel	RJ-5	H3A
AD8055ART-REEL	-40°C to +85°C	5-Lead SOT-23, 13" Tape and Reel	RJ-5	H3A
AD8055ART-REEL7	-40°C to +85°C	5-Lead SOT-23, 7" Tape and Reel	RJ-5	H3A
AD8055ARTZ-R2 ¹	-40°C to +85°C	5-Lead SOT-23, Reel	RJ-5	H3A
AD8055ARTZ-REEL7 ¹	-40°C to +85°C	5-Lead SOT-23, 7" Tape and Reel	RJ-5	H07 ²
AD8056AN	-40°C to +125°C	8-Lead PDIP	N-8	
AD8056ANZ ¹	-40°C to +125°C	8-Lead PDIP	N-8	
AD8056AR	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8056AR-REEL	-40°C to +125°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	
AD8056AR-REEL7	-40°C to +125°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	
AD8056ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8056ARZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	
AD8056ARZ-REEL7 ¹	-40°C to +125°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	
AD8056ARM	-40°C to +125°C	8-Lead MSOP	RM-8	H5A
AD8056ARM-REEL	-40°C to +125°C	8-Lead MSOP, 13" Tape and Reel	RM-8	H5A
AD8056ARM-REEL7	-40°C to +125°C	8-Lead MSOP, 7" Tape and Reel	RM-8	H5A
AD8056ARMZ ¹	-40°C to +125°C	8-Lead MSOP	RM-8	H5A#
AD8056ARMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP, 13" Tape and Reel	RM-8	H5A#
AD8056ARMZ-REEL7 ¹	-40°C to +125°C	8-Lead MSOP, 7" Tape and Reel	RM-8	H5A#

¹ Z = Pb-free part, # denotes lead-free product may be top or bottom marked.

² Prior to 0542, parts were branded H3A.