Selection Guide


Part Number	Packing
A3908EEETR-T	Tape and reel, 3000 pieces/reel

Absolute Maximum Ratings


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply Voltage	V_{DD}		_	_	6	V
Logic Input Voltage Range	V _{IN}		-0.3	-	6	V
Output Current	I_{OUT}				500	mA
Junction Temperature	T_{J}		_	-	150	°C
Storage Temperature Range	$T_{\rm stg}$		-40	-	150	°C
Operating Temperature Range	T _A	Range E	-40	_	85	°C



Functional Block Diagram



Terminal Diagram



Number	Name	Description	
1	OUTB	Motor terminal	
2	GND	Ground	
3	VDD	Input supply	
4	OUTA	Motor terminal	
5	VSET	Select source-side output voltage	
6	VREF	Bandgap reference	
7	IN1	Control logic input	
8	IN2	Control logic input	



ELECTRICAL CHARACTERISTICS at T_A =25°C, and V_{DD} = 3 to 5.5 V, unless otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Owner by Owner and	I _{DD}		_	0.5	2	mA
Supply Current	I _{DDSTB}	Standby mode	_	-	500	nA
UVLO Enable Threshold	V _{DDUVLO}	V _{DD} rising	_	-	2.6	V
UVLO Hysteresis	V _{UVHYS}		_	120	_	mV
Thermal Shutdown Temperature	T _{JTSD}	Temperature increasing.	_	165	_	°C
Thermal Shutdown Hysteresis	T _{JHYS}	Recovery = T _{JTSD} – T _{JHYS}	_	15	_	°C
Logic Input Low Level	V _{IL}		_	-	V _{DD} x20%	V
Logic Input High Level	V _{IH}		V _{DD} x 55%	-	_	V
Input Hysteresis	V _{HYS}		_	V _{DD} x 7%	_	mV
Logic Input Current	I _{IN}	V _{IN} = 0 to 5 V	-1	0	1	μA
Output Driver					•	
Circle Daire and Outrout Designation	В	V _{DD} = 5 V, I _{OUT} = 500 mA	_	0.6	_	Ω
Sink Driver Output Resistance	R _{DS}	V _{DD} = 3 V, I _{OUT} = 500 mA	_	0.8	_	Ω
Course Driver On Besisters	В	V _{DD} = 5 V, I _{OUT} = 500 mA	_	0.6	_	Ω
Source Driver On Resistance	R _{DS(on)}	V _{DD} = 3 V, I _{OUT} = 500 mA	_	0.65	_	Ω
Bandgap Reference	VBG		1.235	1.285	1.335	V
		V _{SET} = 1.2 V	4.608	4.8	4.992	V
V _{OUT} Accuracy (V _{OUTA} –V _{OUTB})	V _{OUT}	V _{SET} = 825 mV	3.135	3.3	3.465	V
		V _{SET} = 500 mV	1.84	2	2.16	V

THERMAL CHARACTERISTICS

Characteristics	Symbol	Test Conditions	Rating	Unit
Package Thermal Resistance*	$R_{\theta JA}$	Measured on 4-layer board based on JEDEC standard	49	°C/W

^{*}Additional thermal information is available on the Allegro Web site.



Functional Description

Voltage Regulation The A3908 regulates the voltage across the motor coil. The voltage across the OUTA and OUTB terminal is sensed and compared to an internal threshold voltage. The high-side switch will be driven in linear mode to keep the applied voltage maintained at the calculated level, as follows:

$$V_{\text{OUT}} = 4 \times V_{\text{REF}} (R_2 / [R_1 + R_2]),$$

where V_{REF} (VBG) is 1.285 V typical.

Then, for forward mode:

$$V_{\text{OUT}} = V_{\text{OUTA}} - V_{\text{OUTB}}$$
,

and for reverse mode:

$$V_{\text{OUT}} = V_{\text{OUTB}} - V_{\text{OUTA}}$$
.

The alternative method is to provide a tightly regulated voltage to the motor supply pin and run the source and sink drivers as switches. The voltage drop across these switches will vary linearly with temperature and current, therefore the voltage across the motor coil also will vary. The A3908 will eliminate these sources of error for a system where controlling the motor voltage is the optimum means of control.

Thermal Shutdown The A3908 will disable the outputs if the junction temperature, T_J , reaches 165°C. There is 15°C of hysteresis, so when the junction temperature drops below 150°C, the device will begin to operate normally.

Dropout Mode The source and sink drivers have a total $R_{DS(on)}$ of approximately 1.2 Ω total. When the motor supply voltage, V_{DD} , drops too low compared to the regulated value, the IC enters dropout mode. In this case, the voltage across the motor coil will be:

$$V_{\text{MOTOR}} = V_{\text{DD}} - I_{\text{LOAD}} \left(R_{\text{DS(sink)}} + R_{\text{DS(src)}} \right)$$

Brake Mode When both inputs are high, the A3908 goes into high-side brake mode (turns on both source drivers). There is no protection during braking, so care must be taken to ensure that the peak current does not exceed the absolute maximum current, $I_{\rm OUT}$.

Standby Mode To minimize battery drain, standby mode will turn off all of the circuitry and draw typically less than 100 nA from the VDD line. There will be a very short delay, approximately $2 \mu s$, before enabling the output drivers after release of standby mode.

Power Dissipation. Power can be approximated based on the below three components:

$$P_{D(src)} = I_{LOAD} (V_{DD} - V_{REG})$$
,

$$P_{\text{D(sink)}} = I_{\text{LOAD}} \times R_{\text{DS(sink)}}$$
, and

$$P_{\text{bias}} = V_{\text{DD}} \times I_{\text{DD}}$$
.

Control Logic Table

	Resulting Mode				
IN1	IN2	OUTA	OUTB	Resulting Mode	
0	0	Off	Off	Standby	
0	1	Low V _{REG}		Reverse	
1	0	V _{REG}	Low	Forward	
1	1	High	High	Brake	




Application Information


Layout

The printed circuit board should use a heavy groundplane for optimum thermal performance. The A3908 must be soldered directly onto the board. On the underside of the A3908 package is an exposed pad, which provides a path for enhanced thermal dissipation. The thermal pad should be soldered directly to an exposed surface on the PCB. Thermal vias are used to transfer heat to other layers of the PCB. Thermal vias should not have any thermal relief and should be connected to internal layers, if available, to maximize the dissipation area.

Grounding In order to minimize the effects of ground bounce

and offset issues, it is important to have a low impedance, single-point ground, known as a *star ground*, located very close to the device. By making the connection between the exposed thermal pad and the groundplane directly under the A3908, that area becomes an ideal location for a star ground point. A low impedance ground will prevent ground bounce during PWM operation and ensure that the supply voltage remains stable at the input terminal. Bulk capacitance is often located at a non-ideal distance from the device. If the recommended capacitance of $10~\mu F$ cannot be located very close to the supply terminal on the A3908, it is recommended that a $0.1~\mu F$ capacitor be placed as close to the VDD terminal as possible to provide a path for transient currents.





A3908 Evaluation Board




PWM Operation

In some applications current control may be desired. Pulse width modulating the inputs will allow the output current to be regulated. When external PWM control is used, the VREF pin should be connected directly to the VSET pin. This effectively disables voltage control on the source driver, and allows maximum current to flow through the driver. Current is then controlled using *enable chopping*, described below.


Enable Chopping By PWMing the logic inputs between enable and brake modes, the current in the motor winding can be controlled. It is accomplished by holding one input high while PWMing the other input. During the on-cycle, current flows in the bridge consistent with the direction programmed on the input pins. During the off-cycle, the A3908 enters brake mode. Enable chopping is illustrated in figure 1.

Current in the motor winding is controlled by changing the duty cycle on the PWM input. As shown in figure 2, the average current is still positive but, because the duty cycle is less, the average current is much lower.



Symbol	Parameter	Units/Division
C1	V_{IN1}	2 V
C2	V_{IN2}	2 V
C3	I_{OUT}	100 mA
t	time	20 μs

t time $20\,\mu s$ Figure 1. Enable chopping. Forward direction, output duty cycle 90%.




Symbol	Parameter	Units/Division
C1	V_{IN1}	2 V
C2	V_{IN2}	2 V
C3	I_{OUT}	100 mA
t	time	20 μs

Figure 2. Enable chopping. Forward direction, output duty cycle 20%.



Package EE, 8-contact DFN





A3908

Low Voltage DC Motor Driver

Revision History

Number	Date	Description
1	April 10, 2019	Minor editorial updates

Copyright 2019, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

