

## Contents

<b>1</b>	<b>Block diagram and pin description</b>	<b>5</b>
<b>2</b>	<b>Electrical specifications</b>	<b>7</b>
2.1	Absolute maximum ratings	7
2.2	Thermal data	8
2.3	Electrical characteristics	9
2.4	Electrical characteristics curves	18
<b>3</b>	<b>Application information</b>	<b>21</b>
3.1	GND protection network against reverse battery	21
3.1.1	Solution 1: resistor in the ground line (RGND only)	21
3.1.2	Solution 2: diode ( $D_{GND}$ ) in the ground line	22
3.2	Load dump protection	22
3.3	MCU I/O protection	22
3.4	Maximum demagnetization energy ( $VCC = 13.5V$ )	23
<b>4</b>	<b>Package and PCB thermal data</b>	<b>24</b>
4.1	PowerSSO-12™ thermal data	24
<b>5</b>	<b>Package information</b>	<b>27</b>
5.1	ECOPACK® packages	27
5.2	Package mechanical data	27
5.3	Packing information	29
<b>6</b>	<b>Revision history</b>	<b>30</b>

## List of tables


Table 1.	Device summary .....	1
Table 2.	Pin function .....	5
Table 3.	Suggested connections for unused and N.C. pins .....	6
Table 4.	Absolute maximum ratings .....	7
Table 5.	Thermal data.....	8
Table 6.	Power section .....	9
Table 7.	Switching ( $V_{CC}=13V$ , $T_j=25^\circ C$ ).....	9
Table 8.	Logic input .....	10
Table 9.	Protection and diagnostics .....	10
Table 10.	Current sense ( $8V < V_{CC} < 16V$ ) .....	11
Table 11.	Truth table.....	15
Table 12.	Electrical transient requirements .....	16
Table 13.	Thermal parameter.....	26
Table 14.	PowerSSO-12™ mechanical data .....	28
Table 15.	Document revision history .....	30

## List of figures

Figure 1.	Block diagram . . . . .	5
Figure 2.	Configuration diagram (top view) . . . . .	6
Figure 3.	Current and voltage conventions . . . . .	7
Figure 4.	Current sense delay characteristics . . . . .	12
Figure 5.	Output voltage drop limitation . . . . .	12
Figure 6.	Delay response time between rising edge of output current and rising edge of current sense (CS enabled) . . . . .	13
Figure 7.	Switching characteristics . . . . .	13
Figure 8.	$I_{OUT}/I_{SENSE}$ Vs. $I_{OUT}$ . . . . .	14
Figure 9.	Maximum current sense ratio drift vs load current . . . . .	14
Figure 10.	Waveforms . . . . .	17
Figure 11.	Off state output current . . . . .	18
Figure 12.	High level input current . . . . .	18
Figure 13.	Input clamp voltage . . . . .	18
Figure 14.	Input low level . . . . .	18
Figure 15.	Input high level . . . . .	18
Figure 16.	Input hysteresis voltage . . . . .	18
Figure 17.	On state resistance vs. Tcase . . . . .	19
Figure 18.	On state resistance vs. VCC . . . . .	19
Figure 19.	Undervoltage shutdown . . . . .	19
Figure 20.	Turn-On voltage slope . . . . .	19
Figure 21.	ILIMH Vs. Tcase . . . . .	19
Figure 22.	Turn-Off voltage slope . . . . .	19
Figure 23.	CS_DIS high level voltage . . . . .	20
Figure 24.	CS_DIS clamp voltage . . . . .	20
Figure 25.	CS_DIS low level voltage . . . . .	20
Figure 26.	Application schematic . . . . .	21
Figure 27.	Maximum turn Off current versus inductance . . . . .	23
Figure 28.	PowerSSO-12™ PC Board . . . . .	24
Figure 29.	Rthj-amb Vs. PCB copper area in open box free air condition . . . . .	24
Figure 30.	PowerSSO-12™ thermal impedance junction ambient single pulse . . . . .	25
Figure 31.	Thermal fitting model of a single channel HSD in PowerSSO-12™ . . . . .	25
Figure 32.	PowerSSO-12™ package dimensions . . . . .	27
Figure 33.	PowerSSO-12™ tube shipment (no suffix) . . . . .	29
Figure 34.	PowerSSO-12™ tape and reel shipment (suffix "TR") . . . . .	29

# 1 Block diagram and pin description


**Figure 1. Block diagram**



**Table 2. Pin function**

Name	Function
$V_{CC}$	Battery connection.
OUTPUT	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network.
INPUT	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
CURRENT SENSE	Analog current sense pin, delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin.

Figure 2. Configuration diagram (top view)



Note:

*The above pin configuration reflects the changes notified with PCN-APG-BOD/07/2886. The new pinout is backward compatible with existing PCB layouts where pins #1 and #6 are connected to V<sub>CC</sub> and/or pins #7 and 12 are connected to OUTPUT. For new PCB designs, these pins should be left unconnected.*


Table 3. Suggested connections for unused and N.C. pins

Connection / Pin	Current Sense	N.C.	Output	Input	CS_DIS
Floating	N.R.	X	X	X	X
To ground	Through 1kΩ resistor	X	N.R. <sup>(1)</sup>	Through 10kΩ resistor	Through 10kΩ resistor

1. Not recommended.

## 2 Electrical specifications

**Figure 3. Current and voltage conventions**



Note:  $V_F = V_{OUT} - V_{CC}$  during reverse battery condition.

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

**Table 4. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC supply voltage	41	V
-V <sub>CC</sub>	Reverse DC supply voltage	0.3	V
-I <sub>GND</sub>	DC reverse ground pin current	200	mA
I <sub>OUT</sub>	DC output current	Internally limited	A
-I <sub>OUT</sub>	Reverse DC output current	30	A
I <sub>IN</sub>	DC input current	-1 to 10	mA
I <sub>CSD</sub>	DC current sense disable input current	-1 to 10	mA
-I <sub>CSENSE</sub>	DC reverse CS pin current	200	mA
V <sub>CSENSE</sub>	Current sense maximum voltage	V <sub>CC</sub> -41 +V <sub>CC</sub>	V
E <sub>MAX</sub>	Maximum switching energy (single pulse) (L= 3mH; R <sub>L</sub> =0Ω; V <sub>bat</sub> =13.5V; T <sub>jstart</sub> =150°C; I <sub>OUT</sub> = I <sub>limL</sub> (Typ.) )	104	mJ

**Table 4. Absolute maximum ratings (continued)**

Symbol	Parameter	Value	Unit
$V_{ESD}$	Electrostatic discharge (Human Body Model: R=1.5kΩ; C=100pF)		
	- INPUT	4000	V
	- CURRENT SENSE	2000	V
	- CS_DIS	4000	V
	- OUTPUT	5000	V
	- $V_{CC}$	5000	V
$V_{ESD}$	Charge device model (CDM-AEC-Q100-011)	750	V
$T_j$	Junction operating temperature	-40 to 150	°C
$T_{stg}$	Storage temperature	-55 to 150	°C

## 2.2 Thermal data

**Table 5. Thermal data**

Symbol	Parameter	Max value	Unit
$R_{thj-case}$	Thermal resistance junction-case (MAX)	2.7	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient (MAX)	See <a href="#">Figure 29.</a>	°C/W

## 2.3 Electrical characteristics

Values specified in this section are for  $8V < V_{CC} < 36V$ ;  $-40^{\circ}C < T_j < 150^{\circ}C$ , unless otherwise specified.

**Table 6. Power section**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{CC}$	Operating supply voltage		4.5	13	36	V
$V_{USD}$	Undervoltage shutdown			3.5	4.5	V
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.5		V
$R_{ON}$	On state resistance	$I_{OUT}=2A; T_j=25^{\circ}C$ $I_{OUT}=2A; T_j=150^{\circ}C$ $I_{OUT}=2A; V_{CC}=5V; T_j=25^{\circ}C$			50 100 65	$m\Omega$ $m\Omega$ $m\Omega$
$V_{clamp}$	Clamp voltage	$I_S=20mA$	41	46	52	V
$I_S$	Supply current	Off State; $V_{CC}=13V; T_j=25^{\circ}C$ $V_{IN}=V_{OUT}=V_{SENSE}=V_{CSD}=0V$ On State; $V_{CC}=13V; V_{IN}=5V; I_{OUT}=0A$		2 <sup>(1)</sup> 1.5	5 <sup>(1)</sup> 3	$\mu A$ mA
$I_{L(off)}$	Off state output current	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=25^{\circ}C$ $V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=125^{\circ}C$	0 0	0.01	3 5	$\mu A$
$V_F$	Output - $V_{CC}$ diode voltage	$-I_{OUT}=2A; T_j=150^{\circ}C$			0.7	V

1. PowerMOS leakage included.

**Table 7. Switching ( $V_{CC}=13V, T_j=25^{\circ}C$ )**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$R_L=6.5\Omega$ (see <a href="#">Figure 7.</a> )		20		$\mu s$
$t_{d(off)}$	Turn-off delay time	$R_L=6.5\Omega$ (see <a href="#">Figure 7.</a> )		40		$\mu s$
$(dV_{OUT}/dt)_{on}$	Turn-on voltage slope	$R_L=6.5\Omega$		See <a href="#">Figure 20</a>		$V/\mu s$
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope	$R_L=6.5\Omega$		See <a href="#">Figure 22</a>		$V/\mu s$
$W_{ON}$	Switching energy losses during $t_{W_{on}}$	$R_L=6.5\Omega$ (see <a href="#">Figure 7.</a> )		0.20		$mJ$
$W_{OFF}$	Switching energy losses during $t_{W_{off}}$	$R_L=6.5\Omega$ (see <a href="#">Figure 7.</a> )		0.3		$mJ$

**Table 8. Logic input**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{IL}$	Input low level voltage				0.9	V
$I_{IL}$	Low level input current	$V_{IN} = 0.9V$	1			$\mu A$
$V_{IH}$	Input high level voltage		2.1			V
$I_{IH}$	High level input current	$V_{IN} = 2.1V$			10	$\mu A$
$V_{I(hyst)}$	Input hysteresis voltage		0.25			V
$V_{ICL}$	Input clamp voltage	$I_{IN} = 1mA$ $I_{IN} = -1mA$	5.5	-0.7	7	V V
$V_{CSDL}$	CS_DIS low level voltage				0.9	V
$I_{CSDL}$	Low level CS_DIS current	$V_{CSD} = 0.9V$	1			$\mu A$
$V_{CSDH}$	CS_DIS high level voltage		2.1			V
$I_{CSDH}$	High level CS_DIS current	$V_{CSD} = 2.1V$			10	$\mu A$
$V_{CSD(hyst)}$	CS_DIS hysteresis voltage		0.25			V
$V_{CSCL}$	CS_DIS clamp voltage	$I_{CSD} = 1mA$ $I_{CSD} = -1mA$	5.5	-0.7	7	V V

**Table 9. Protection and diagnostics<sup>(1)</sup>**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{limH}$	DC Short circuit current	$V_{CC} = 13V$ $5V < V_{CC} < 36V$	12	16.5	23	A A
$I_{limL}$	Short circuit current during thermal cycling	$V_{CC} = 13V$ $T_R < T_j < T_{TSD}$		7		A
$T_{TSD}$	Shutdown temperature		150	175	200	°C
$T_R$	Reset temperature		$T_{RS} + 1$	$T_{RS} + 5$		°C
$T_{RS}$	Thermal reset of STATUS		135			°C
$T_{HYST}$	Thermal hysteresis ( $T_{TSD} - T_R$ )			7		°C
$V_{DEMAG}$	Turn-off output voltage clamp	$I_{OUT} = 2A$ ; $V_{IN} = 0$ ; $L = 6mH$	$V_{CC}-41$	$V_{CC}-46$	$V_{CC}-52$	V
$V_{ON}$	Output voltage drop limitation	$I_{OUT} = 0.1A$ ; $T_j = -40^{\circ}C \dots +150^{\circ}C$ (see <a href="#">Figure 5.</a> )		25		mV

1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device operates under abnormal conditions this software must limit the duration and number of activation cycles.



**Table 10. Current sense ( $8V < V_{CC} < 16V$ )**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$K_0$	$I_{OUT}/I_{SENSE}$	$I_{OUT}=0.05A; V_{SENSE}=0.5V; V_{CSD}=0V;$ $T_j=-40^{\circ}C...150^{\circ}C$	1100	2440	3480	
$K_1$	$I_{OUT}/I_{SENSE}$	$I_{OUT}=1A; V_{SENSE}=0.5V; V_{CSD}=0V;$ $T_j=-40^{\circ}C...150^{\circ}C$	1600	2030	2580	
		$I_{OUT}=1A; V_{SENSE}=0.5V; V_{CSD}=0V;$ $T_j=25^{\circ}C...150^{\circ}C$	1630	2030	2430	
$dK_1/K_1^{(1)}$	Current sense ratio drift	$I_{OUT}=1A; V_{SENSE}=0.5V;$ $V_{CSD}=0V;$ $T_j=-40^{\circ}C$ to $150^{\circ}C$	-10		+10	%
$K_2$	$I_{OUT}/I_{SENSE}$	$I_{OUT}=2A; V_{SENSE}=4V; V_{CSD}=0V;$ $T_j=-40^{\circ}C...150^{\circ}C$	1770	2000	2310	
		$I_{OUT}=2A; V_{SENSE}=4V; V_{CSD}=0V;$ $T_j=25^{\circ}C...150^{\circ}C$	1800	2000	2200	
$dK_2/K_2^{(1)}$	Current sense ratio drift	$I_{OUT}=2A; V_{SENSE}=4V;$ $V_{CSD}=0V;$ $T_j=-40^{\circ}C$ to $150^{\circ}C$	-6		+6	%
$K_3$	$I_{OUT}/I_{SENSE}$	$I_{OUT}=4A; V_{SENSE}=4V; V_{CSD}=0V;$ $T_j=-40^{\circ}C...150^{\circ}C$	1860	1970	2140	
		$I_{OUT}=4A; V_{SENSE}=4V; V_{CSD}=0V;$ $T_j=25^{\circ}C...150^{\circ}C$	1870	1970	2120	
$dK_3/K_3^{(1)}$	Current sense ratio drift	$I_{OUT}=4A; V_{SENSE}=4V;$ $V_{CSD}=0V;$ $T_j=-40^{\circ}C$ to $150^{\circ}C$	-3		+3	%
$I_{SENSE0}$	Analog sense leakage current	$I_{OUT}=0A; V_{SENSE}=0V;$ $V_{CSD}=5V; V_{IN}=0V; T_j=-40^{\circ}C...150^{\circ}C$	0		1	$\mu A$
		$V_{CSD}=0V; V_{IN}=5V; T_j=-40^{\circ}C...150^{\circ}C$	0		2	$\mu A$
$I_{OL}$	Openload ON state current detection threshold	$I_{OUT}=2A; V_{SENSE}=0V;$ $V_{CSD}=5V; V_{IN}=5V; T_j=-40^{\circ}C...150^{\circ}C$	0		1	$\mu A$
$V_{SENSE}$	Max analog sense output voltage	$I_{OUT}=2A; V_{CSD}=0V$	5			V
$V_{SENSEH}$	Analog sense output voltage in overtemperature condition	$V_{CC}=13V; R_{SENSE}=10K\Omega$		9		V
$I_{SENSEH}$	Analog sense output current in overtemperature condition	$V_{CC}=13V, V_{SENSE}=5V$		8		mA


**Table 10. Current sense (8V<V<sub>CC</sub><16V) (continued)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t <sub>DSENSE1H</sub>	Delay response time from falling edge of CS_DIS pin	V <sub>SENSE</sub> <4V, 0.5A<I <sub>out</sub> <4A I <sub>SENSE</sub> =90% of I <sub>SENSEmax</sub> (see <i>Figure 4</i> .)		50	100	μs
t <sub>DSENSE1L</sub>	Delay response time from rising edge of CS_DIS pin	V <sub>SENSE</sub> <4V, 0.5A<I <sub>out</sub> <4A I <sub>SENSE</sub> =10% of I <sub>SENSEmax</sub> (see <i>Figure 4</i> .)		5	20	μs
t <sub>DSENSE2H</sub>	Delay response time from rising edge of INPUT pin	V <sub>SENSE</sub> <4V, 0.5A<I <sub>out</sub> <4A I <sub>SENSE</sub> =90% of I <sub>SENSE max</sub> (see <i>Figure 4</i> .)		80	250	μs
Δt <sub>DSENSE2H</sub>	Delay response time between rising edge of output current and rising edge of current sense	V <sub>SENSE</sub> < 4V, I <sub>SENSE</sub> = 90% of I <sub>SENSEMAX</sub> , I <sub>OUT</sub> = 90% of I <sub>OUTMAX</sub> I <sub>OUTMAX</sub> =2A (see <i>Figure 6</i> )		65	□□	μs
t <sub>DSENSE2L</sub>	Delay response time from falling edge of INPUT pin	V <sub>SENSE</sub> <4V, 0.5A<I <sub>out</sub> <4A I <sub>SENSE</sub> =10% of I <sub>SENSE max</sub> (see <i>Figure 4</i> .)		100	250	μs


1. Parameter guaranteed by design; it is not tested.



**Figure 4. Current sense delay characteristics****Figure 5. Output voltage drop limitation**

**Figure 6. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)**



**Figure 7. Switching characteristics**



**Figure 8.**  $I_{OUT}/I_{SENSE}$  Vs.  $I_{OUT}$  (see [Table 10](#). for details)**Figure 9.** Maximum current sense ratio drift vs load current

Note: Parameter guaranteed by design; it is not tested.

**Table 11. Truth table**

Conditions	Input	Output	Sense ( $V_{CSD}=0V$ ) <sup>(1)</sup>
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	$V_{SENSEH}$
Undervoltage	L	L	0
	H	L	0
Short circuit to GND ( $R_{sc} \leq 10 \text{ m}\Omega$ )	L	L	0
	H	L	0 if $T_j < T_{TSD}$
	H	L	$V_{SENSEH}$ if $T_j > T_{TSD}$
Short circuit to $V_{CC}$	L	H	0
	H	H	< Nominal
Negative output voltage clamp	L	L	0

1. If the  $V_{CSD}$  is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

**Table 12. Electrical transient requirements**


ISO 7637-2: 2004(E) Test pulse	Test levels		Number of pulses or test times	Burst cycle/pulse repetition time		Delays and Impedance
	III	IV		0.5 s	5 s	
1	-75V	-100V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37V	+50V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100V	-150V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75V	+100V	1h	90 ms	100 ms	0.1 μs, 50 Ω
4	-6V	-7V	1 pulse			100 ms, 0.01 Ω
5b <sup>(2)</sup>	+65V	+87V	1 pulse			400 ms, 2 Ω

ISO 7637-2: 2004(E) Test pulse	Test level results <sup>(1)</sup>	
	III	IV
1	C	C
2a	C	C
3a	C	C
3b	C	C
4	C	C
5b <sup>(2)</sup>	C	C

1. The above test levels must be considered referred to Vcc = 13.5V except for pulse 5b.
2. Valid in case of external load dump clamp: 40V maximum referred to ground.


Class	Contents
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

Figure 10. Waveforms




## 2.4 Electrical characteristics curves


**Figure 11. Off state output current**




**Figure 12. High level input current**




**Figure 13. Input clamp voltage**




**Figure 14. Input low level**












**Figure 15. Input high level**



**Figure 16. Input hysteresis voltage**




**Figure 17. On state resistance vs.  $T_{case}$** **Figure 18. On state resistance vs.  $V_{CC}$** **Figure 19. Undervoltage shutdown****Figure 20. Turn-On voltage slope****Figure 21.  $I_{LIMH}$  Vs.  $T_{case}$** **Figure 22. Turn-Off voltage slope**

**Figure 23. CS\_DIS high level voltage****Figure 24. CS\_DIS clamp voltage****Figure 25. CS\_DIS low level voltage**

### 3 Application information

**Figure 26. Application schematic**



#### 3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

##### 3.1.1 Solution 1: resistor in the ground line ( $R_{GND}$ only)

This can be used with any type of load.

The following show how to dimension the  $R_{GND}$  resistor:

1.  $R_{GND} \leq 600\text{mV} / (I_{S(on)\text{max}})$
2.  $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in  $R_{GND}$  (when  $V_{CC} < 0$  during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)\text{max}}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that, if the microprocessor ground is not shared by the device ground, then the  $R_{GND}$  will produce a shift ( $I_{S(on)\text{max}} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation requires the use of a large resistor, or several devices have to share the same resistor, then ST suggests using solution 2 below.

### 3.1.2 Solution 2: diode ( $D_{GND}$ ) in the ground line

Note that a resistor ( $R_{GND}=1k\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (j600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

## 3.2 Load dump protection

$D_{ld}$  is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the  $V_{CC}$  maximum DC rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than those shown in the ISO T/R 7637/1 table.

## 3.3 MCU I/O protection

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu C$  I/O pins from latching up.

The value of these resistors is a compromise between the leakage current of  $\mu C$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu C$  I/Os:

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$$

### Equation 1:

For the following conditions:

$$V_{CCpeak} = -100V$$

$$I_{latchup} \geq 20mA$$

$$V_{OH\mu C} \geq 4.5V$$


$$5k\Omega \leq R_{prot} \leq 180k\Omega$$

Recommended values are:

$$R_{prot} = 10k\Omega, C_{EXT} = 10nF$$

### 3.4 Maximum demagnetization energy ( $V_{CC} = 13.5V$ )

Figure 27. Maximum turn Off current versus inductance




Note:

Values are generated with  $R_L = 0 \Omega$ . In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

## 4 Package and PCB thermal data

### 4.1 PowerSSO-12™ thermal data

Figure 28. PowerSSO-12™ PC Board



Note:

Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70  $\mu\text{m}$  (front and back side), Copper areas: from minimum pad lay-out to 8cm<sup>2</sup>).

Figure 29.  $R_{thj-amb}$  Vs. PCB copper area in open box free air condition






Figure 30. PowerSSO-12™ thermal impedance junction ambient single pulse

**Equation 2: pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$

Figure 31. Thermal fitting model of a single channel HSD in PowerSSO-12™ (a)



- a. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

**Table 13. Thermal parameter**

Area/island (cm <sup>2</sup> )	Footprint	2	8
R1 (°C/W)	0.7		
R2 (°C/W)	2.8		
R3 (°C/W)	3		
R4 (°C/W)	8	8	7
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.0025		
C3 (W.s/°C)	0.0166		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9

## 5 Package information


### 5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com).

### 5.2 Package mechanical data

**Figure 32. PowerSSO-12™ package dimensions**




**Table 14. PowerSSO-12™ mechanical data**


Symbol	Millimeters		
	Min.	Typ.	Max.
A	1.250		1.620
A1	0.000		0.100
A2	1.100		1.650
B	0.230		0.410
C	0.190		0.250
D	4.800		5.000
E	3.800		4.000
e		0.800	
H	5.800		6.200
h	0.250		0.500
L	0.400		1.270
k	0°		8°
X	2.200		2.800
Y	2.900		3.500
ddd			0.100

## 5.3 Packing information

**Figure 33. PowerSSO-12™ tube shipment (no suffix)**



**Figure 34. PowerSSO-12™ tape and reel shipment (suffix "TR")**



## 6 Revision history

**Table 15. Document revision history**

Date	Revision	Changes
24-Jan-2006	1	Initial release.
Jul-2006	2	Minor updates.
06-Feb-2007	3	<p>Document reformatted.</p> <p><i>Table 14: PowerSSO-12™ mechanical data</i>, X and Y values (slug dimensions) updated.</p> <p><i>Table 10: Current sense (8V&lt;V<sub>CC</sub>&lt;16V)</i> t<sub>DSENSE2H</sub> entry updated.</p> <p><i>Figure 27: Maximum turn Off current versus inductance</i> and <i>Table 13: Thermal parameter</i> updated.</p>
13-Sep-2007	4	<p>Document reformatted and restructured.</p> <p>Contents and lists of tables and figures added.</p> <p><i>Figure 2: Configuration diagram (top view)</i> updated: pins 1-6-7-12 left unconnected (N.C.).</p> <p><i>Table 4: Absolute maximum ratings</i>: updated EMAX entries.</p> <p><i>Table 10</i> : added dk1/k1, dk2/k2, dk3/k3, Δt<sub>DSENSE2H</sub>.</p> <p>Added <i>Figure 6: Delay response time between rising edge of output current and rising edge of current sense (CS enabled)</i>.</p> <p>Updated <i>Figure 8: I<sub>OUT</sub>/I<sub>SENSE</sub> Vs. I<sub>OUT</sub></i> (see <i>Table 10</i>. for details).</p> <p>Added <i>Figure 9: Maximum current sense ratio drift vs load current</i>.</p> <p><i>Table 12: Electrical transient requirements</i> : updated test level values III and IV for test pulse 5b and notes.</p> <p>Corrected <i>Figure 30: PowerSSO-12™ thermal impedance junction ambient single pulse</i>.</p>
7-Dec-2007	5	<p><i>Figure 2: Configuration diagram (top view)</i>: added note.</p> <p>Updated <i>Table 10: Current sense (8V&lt;V<sub>CC</sub>&lt;16V)</i> :</p> <ul style="list-style-type: none"> <li>– changed t<sub>DSENSE2H</sub> max value from 300 µs to 250µs.</li> <li>– added I<sub>OL</sub> parameter.</li> </ul> <p>Updated <i>Section 4.1: PowerSSO-12™ thermal data</i>:</p> <ul style="list-style-type: none"> <li>– changed <i>Figure 29: R<sub>thj-amb</sub> Vs. PCB copper area in open box free air condition</i>.</li> <li>– changed <i>Figure 30: PowerSSO-12™ thermal impedance junction ambient single pulse</i>.</li> <li>– updated <i>Table 13: Thermal parameter</i>.</li> </ul> <p>R1 value changed from 0.6 to 0.7 °C/W.  R3 value changed from 6.5 to 3 °C/W  R4 values changed from 10 /10 /9 to 8 /8 /7 °C/W.  C3 value changed from 0.022 to 0.0166 W.s/°C</p>
12-Feb-2008	6	Corrected typing error in <i>Table 10: Current sense (8V&lt;V<sub>CC</sub>&lt;16V)</i> : changed I <sub>OL</sub> test condition from V <sub>IN</sub> = 0V to V <sub>IN</sub> = 5V.
23-Sep-2013	7	Updated Disclaimer.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

