C	_	n	4	_	n	4	_
ادا	n	n	T	е	n	T	S

1	Pin des	cription	3				
2	Acoustic and electrical specifications						
	2.1	Acoustic and electrical characteristics	4				
	2.2	Timing characteristics	5				
	2.3	Frequency response	6				
3	Sensing	g element	7				
4	Absolut	e maximum ratings	8				
5	Functio	nality	9				
	5.1	nalityL/R channel selection	<b>)</b> \ 9				
6	Applica	tion recommendations	10				
7	Package	e information	11				
	7.1	Soldering information	11				
	7.2	HLGA (4.72 x 3.76 mm) 6L (plastic) package information					
	7.3	HLGA (4.72 x 3.76 mm) 6L (metal) package information	13				
8	Revisio	n history	14				
Ops	olete	Productis					

MP45DT02 Pin description

#### Pin description 1

Figure 1: Pin connections




Table 2: Pin description

	Tubic 2.1 iii description					
	Pin n°	Pin name	Function			
	1	GND	0 V supply			
	2	LR	Left/right channel selection; MIC1 LR is connected to GND or Vdd and MIC2 LR is connected to Vdd or GND (see Figure 5: "MP45DT02 electrical connections for stereo configuration")			
	3	GND	0 V supply			
	4	CLK	Synchronization input clock			
	5	DOUT	Left/right PDM data output			
	6	Vdd	Power supply			
Obsole	3/8					

# 2 Acoustic and electrical specifications

### 2.1 Acoustic and electrical characteristics

The values listed in the table below are specified for Vdd = 1.8 V, Clock = 2.4 MHz,  $T = 25 \, ^{\circ}\text{C}$ , unless otherwise noted.

Table 3: Acoustic and electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vdd	Supply voltage		1.64	1.8	3.6	V
ldd	Current consumption in normal mode	No load on data line		0.65	1.0	mA
IddPdn	Current consumption in power-down mode (2)			20	Cili	μΑ
Scc	Short-circuit current		1		10	mA
AOP	Acoustic overload point			120		dBSPL
So	Sensitivity		-29	-26	-23	dBFS
SNR	Signal-to-noise ratio	A-weighted @1 kHz, 1 Pa	16/6	61		dB
PSR	Power supply rejection	Guaranteed by design (3)	3,	-70		dBFS
Clock	Input clock frequency (4)	()	1	2.4	3.25	MHz
TWK	Wake-up time (5)	Guaranteed by design			10	ms
Тор	Operating temperature range		-30		+85	°C
V <sub>IOL</sub>	Low level logic input/output voltage	I <sub>out</sub> = 1 mA	-0.3		0.35xVdd	V
V <sub>IOH</sub>	High level logic input/output voltage	I <sub>out</sub> = 1 mA	0.65xVdd		Vdd+0.3	V

#### Notes:

**Table 4: Distortion specifications** 

Parameter	Test condition	Value
Distortion	100 dBSPL (50 Hz - 4 kHz)	< 1% THD + N
Distortion	115 dBSPL (1 kHz)	< 5% THD + N

47/

4/15

<sup>&</sup>lt;sup>(1)</sup>Typical specifications are not guaranteed.

<sup>(2)</sup>Input clock in static mode.

 $<sup>^{(3)}</sup>$ Test signal: 217 Hz square wave, 100 mVpp on Vdd pin.

 $<sup>^{(4)}</sup>$ Duty cycle: min = 40% max = 60%.

 $<sup>^{(5)}</sup>$ Time from the first clock edge to valid output data.

# 2.2 Timing characteristics

**Table 5: Timing characteristics** 

Parameter	Description	Min	Max	Unit
f <sub>CLK</sub>	Clock frequency for normal mode	1	3.25	MHz
f <sub>PD</sub>	Clock frequency for power-down mode		0.23	MHz
T <sub>CLK</sub>	Clock period for normal mode	308	1000	ns
T <sub>R,EN</sub>	Data enabled on DATA line, L/R pin = 1	30 (1)		ns
$T_{R,DIS}$	Data disabled on DATA line, L/R pin = 1		16 <sup>(1)(2)</sup>	ns
T <sub>L,EN</sub>	Data enabled on DATA line, L/R pin = 0	30 <sup>(1)</sup>		ns
T <sub>L,DIS</sub>	Data disabled on DATA line, L/R pin = 0		16 <sup>(1)(2)</sup>	ns

#### Notes:

 $<sup>^{(2)}</sup>$ In order to measure the disable time, a 1 k $\Omega$  pull-down resistor must be added to the DOUT pin.




Figure 2: Timing waveforms


57/

DocID018658 Rev 8

<sup>&</sup>lt;sup>(1)</sup>From design simulations

## 2.3 Frequency response

Figure 3: Typical frequency response normalized at 1 kHz



577

6/15 DocID018658 Rev 8

MP45DT02 Sensing element

## 3 Sensing element

The sensing element shall mean the acoustic sensor consisting of a conductive movable plate and a fixed plate placed in a tiny silicon chip. This sensor transduces the sound pressure into the changes of coupled capacity between those two plates.

Omron Corporation supplies this element for STMicroelectronics.

Obsolete Product(s). Obsolete Product(s)

#### **Absolute maximum ratings** 4

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 6: Absolute maximum ratings** 

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 6	V
Vin	Input voltage on any control pin	-0.3 to Vdd +0.3	V
T <sub>STG</sub>	Storage temperature range	-40 to +125	°C
ESD	Electrostatic discharge protection	2 (HBM)	kV



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



charge (in the control of the contro This device is sensitive to electrostatic discharge (ESD), improper handling can

DocID018658 Rev 8 8/15

MP45DT02 Functionality

# 5 Functionality

### 5.1 L/R channel selection

The L/R digital pad lets the user select the DOUT signal pattern as explained in *Table 7:* "L/R channel selection". The L/R pin must be connected to Vdd or GND.

Table 7: L/R channel selection

	L/R	CLK low	CLK high	
	Vdd	High impedence	Data valid	
Obsol	ate Pro	ducits	High impedence Data valid	

## 6 Application recommendations

Figure 4: MP45DT02 electrical connections





Figure 5: MP45DT02 electrical connections for stereo configuration



Power supply decoupling capacitors (100 nF ceramic, 10  $\mu$ F ceramic) should be placed as near as possible to pin 6 of the device (common design practice).

The L/R pin must be connected to Vdd or GND (refer to Table 7: "L/R channel selection").

57

10/15

MP45DT02 Package information

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 7.1 Soldering information

The HLGA (4.72 x 3.76 x 1.25) mm package is also compliant with the RoHS and "Green" standards and is qualified for soldering heat resistance according to JEDEC J-STD-020.

Landing pattern and soldering recommendations are available at www.st.com.




Figure 6: Recommended soldering profile limits

Table 8: Recommended soldering profile limits

	Description	Parameter	Pb free
10	Average ramp rate	$T_L$ to $T_P$	3 °C/sec max
Obsole	Preheat  Minimum temperature  Maximum temperature  Time (T <sub>SMIN</sub> to T <sub>SMAX</sub> )	T <sub>SMIN</sub> T <sub>SMAX</sub> t <sub>S</sub>	150 °C 200 °C 60 sec to 120 sec
	Ramp-up rate	$T_{\text{SMAX}}$ to $T_{\text{L}}$	
	Time maintained above liquidus temperature	t∟	60 sec to 150 sec
	Liquidus temperature	$T_L$	217 °C
	Peak temperature	$T_P$	260 °C max
	Time within 5 °C of actual peak temperature		20 sec to 40 sec
	Ramp-down rate		6 °C/sec max
	Time 25 °C (t25 °C) to peak temperature		8 minutes max



Package information MP45DT02

# 7.2 HLGA (4.72 x 3.76 mm) 6L (plastic) package information

Figure 7: HLGA (4.72 x 3.76 mm) 6-lead package outline





Table 9: HLGA (4.72 x 3.76 mm) 6-lead package mechanical data

			mm.	
	Symbol	Min.	Тур.	Max.
	A1	1.125	1.250	1.375
	D1	4.670	4.720	4.770
	D2	.15)	1.320	
	R1	0.750	0.840	0.930
	E1 💫	3.710	3.760	3.810
	E2		1.880	
	L1	3.200	3.300	3.400
<u> </u>	L2	2.250	2.350	2.450
16)	N1	1.550	1.650	1.750
-1050/6	N2	1.075	1.175	1.275
202	N3	1.350	1.450	1.550
OF	N4	0.865	0.965	1.065
	G1	0.810	0.910	1.010
	K		0.050	

MP45DT02 Package information

# 7.3 HLGA (4.72 x 3.76 mm) 6L (metal) package information

Figure 8: HLGA (4.72 x 3.76 mm) 6-lead package outline and mechanical data



Note: The MEMS microphone metal cap can exhibit some level of variation in color when the device is subjected to a thermal process.

obsolete

Revision history MP45DT02

# 8 Revision history

**Table 10: Document revision history** 

	Date	Revision	Changes			
	28-Mar-2011	1	Initial release			
	21-Oct-2011	2	Added max. peak temperature T <sub>P</sub> to Added min. and max. sensitivity So to <i>Table 3: "Acoustic and electrical characteristics"</i>			
	01-Mar-2012	3	Document status promoted from preliminary to production data Updated SNR to 61 dB ("Description" and Table 3: "Acoustic and electrical characteristics")			
	07-May-2012	4	Added V <sub>IOL</sub> , V <sub>IOH</sub> to Table 3: "Acoustic and electrical characteristics"			
	05-Jul-2012	5	Added Section 4: "Sensing element"			
	21-Mar-2014	6	Added new package "Figure 8: "HLGA (4.72 x 3.76 mm) 6-lead package outline and mechanical data"			
	17-Jun-2014	7	Updated "Figure 3: Typical frequency response normalized at 1 kHz"			
	26-Jan-2016	8	Added footnote concerning disable time to <i>Table 5: "Timing characteristics"</i>			
Obsolete Product(s). Obsol						

**577** 

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

The oletie Producties

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

